View S6E2C1_8957893.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

s6e2c 1 series 32 - bit arm ? cortex ? - m4f fm4 microcontroller cypress semiconductor corporation ? 198 champion court ? san jose , ca 95134 - 1709 ? 408 - 943 - 2600 document number: 002 - 05032 rev.*a revised february 5, 2016 devices in the s6e2 c 1 series are highly integrated 32 - bit microcontrollers with high performance and competitive cost. th is series is based on the arm cortex - m4f p rocessor with on - chip f lash memory and sram . the series has peripherals such a s motor control tim ers, a / d con verter s, and communication s interf aces (usb, can, uart, csio (spi) , i 2 c, lin). the product s that are described in this data sheet are placed into type3 - m4 product categ o ries "fm4 family periph e ral manual main part ( 002 - 0 485 6 ) . " features 32 - bit arm cortex - m4f core ? processor version: r0p1 ? up to 200 mhz frequency operation ? fpu built - in ? support dsp instruction s ? memory protection unit (mpu) : improves the reliability of an embedded system ? integrated nested vectored interrupt controller (nvic) : 1 nmi (non - maskable interrupt) and 128 peripheral interrupts and 16 priority levels ? 24 - bit system timer (sys tick) : system timer for os task management on - chip memories ? flash memory th is series is based on two indepen dent on - chip flash memories. ? up to 2048 k bytes ? built - in flash accelerator system with 16 kbytes trace buffer memory ? r ead access to flash memory that can be achieved without wait - cycle up to an operati ng frequency of 72 mhz. even at the operati ng frequency more than 72 mhz, an equivalent single cycle access to flash memory can be obtained by the flash accelerator system. ? security function for code protection ? sram this is composed of three independent srams (sram0, sram1 and sram2). sram0 is connec ted to the i - code bus and d - code bus of cortex - m4f core. sram1 and sram2 are connected to system bus of cortex - m4f core. ? sram 0: up to 192 k bytes ? sram1: 32 k bytes ? sram2: 32 k bytes external bus interface ? supports sram, nor, nand flash and sdram device ? up to 9 chip selects cs0 to cs8 (cs8 is only for sdram) ? 8 - /16 - /32 - bit data width ? up to 25 - bit address b us ? supports address/data multiplex ing ? supports external rdy function ? supports scramble function ? possible to set the validity/invalidity of the scramble fun ction for the external areas 0x6000_0000 to 0xdfff_ffff in 4 mbytes units. ? possible to set two kinds of the scramble key ? note : it i s necessary to use the cypress provided software library to use the scramble function. multi - function serial interface ( max 16 channels ) ? separate 64 byte receive and transmit fifo buffers for channels 0 to 7. ? operation mode is selectable for each channel from the following : ? uart ? csio (spi) ? lin ? i 2 c ? uart ? full - duplex double buffer ? selection with or without parity supported ? built - in dedicated baud rate generator ? external clock available as a serial clock ? various error detect functions available (parity errors, framing errors, and overrun errors) ? csio (spi) ? full - duplex double buffer ? built - in dedicated baud rate generator ? overr un error detect function available ? serial chip select function ( ch 6 and ch 7 only) ? supports high - speed spi ( ch 4 and ch 6 only) ? data length 5 to 16 - bit
document number: 002 - 05032 rev.*a page 2 of 191 s6e2c 1 series ? lin ? lin protocol rev.2.1 supported ? full - duplex double buffer ? master/slave mode supported ? lin b reak fie ld generation (can change to 13 - to 16 - bit length) ? lin break delimiter generation (can change to 1 - to 4 - bit length) ? various error detect functions available (parity errors, framing errors, and overrun errors) ? i 2 c ? standard mode (max 100 kbps ) / fast mode ( max 4 00 kbps) supported ? fast mode plus (fm+) (max 1000 kbps, only for ch 3 = ch a and ch 7 = ch b) supported dma controller ( eight channels ) dma controller has an independent bus, so the cpu and dma controller can process simultaneously. ? eight independently configured and operated channels ? transfer can be started by software or request from the built - in peripherals ? transfer address area : 32 - bit (4 g b ) ? transfer mode : block transfer/burst transfer/demand transfer ? transfer data type : bytes/half - wo rd/word ? transfer block count : 1 to 16 ? number of transfers : 1 to 65536 d stc (descriptor system data transfer controller ; 256 c hannels ) the dstc can transfer data at high - speed without going via the cpu. the dstc adopts the descriptor system and, following the specified contents of the descriptor that has already been constructed on the memory , can access directly the memory/peripheral device and perform the data - transfer operation. it supports the software activation, the hardware acti vation , and the chain activation functions. a/d converter ( max 32 channels ) ? 12 - bit a/d converter ? successive approximation type ? built - in three units ? conversion time : 0.5 s at 5 v ? priority conversion available (priority at two levels) ? scanning conversion m ode ? built - in fifo for conversion data storage (for scan conversion : 16 steps, for priority conversion : 4 steps) d/a converter ( max two c hannels ) ? r - 2r type ? 12 - bit resolution base timer ( max 16 c hannels ) operation mode is select ed from the following for each channel : ? 16 - bit pwm timer ? 16 - bit ppg timer ? 16 - /32 - bit reload timer ? 16 - /32 - bit pwc timer general purpose i/o port this series can use its pins as general purpose i/o ports when they are not used for external bus or peripherals ; m oreover, the port relocate function is built in. it can set the i/o port to which the peripheral function can be allocated. ? capable of pull - up control per pin ? capable of reading pin level directly ? built - in port - relocate function ? up to 1 20 high - speed gene ral - purpose i/o ports in 1 44 - pin package ? some pins 5 v tolerant i/o. see " 4 . pin descriptions " and " 5 . i/o circuit type " for the corresponding pins. multi - function timer (max three u nits) the multi - func tion timer is composed of the following blocks : minimum resolution : 5.00 ns ? 16 - bit free - run timer 3 ch/ unit ? input capture 4 ch/ unit ? output compare 6 ch /unit ? a/d activation compare 6 ch /unit ? waveform generator 3 ch/ unit ? 16 - bit ppg timer 3 ch/ unit the following function s can be used to achieve the motor control : ? pwm signal output function ? dc chopper waveform output function ? dead time function ? input capture function ? a/d convertor activate function ? dtif (motor emergency stop) interrupt function
document number: 002 - 05032 rev.*a page 3 of 191 s6e2c 1 series real - time clock (rtc) the real - time clock can count year , month , day , hour , minute , second , or day of the week from 01 to 99. ? interrupt function with specifying date and time (year/month/day/hour/minute/second/day of the week) is available. this function i s also available by specifying only year, month, day, hour , or minute. ? timer interrupt function after set time or each set time. ? capable of rewriting the time with continuing the time count. ? leap year automatic count is available. quadrature position/ revo lution counter (qprc; max four c hannels) the quadrature position/revolution counter (qprc) is used to measure the position of the position encoder. i t is also possible to use up/down counter. ? the detection edge of the three external event input pins ain, b in and zin is configurable. ? 16 - bit position counter ? 16 - bit revolution counter ? two 16 - bit compare registers dual timer (32 - /16 - bit down counter) the dual timer consists of two programmable 32 - /16 - bit down counters. operation mode is selectable from the following for each channel : ? free - running ? periodic ( = reload) ? one shot watch counter the w atch counter is used for wake up from low - power consumption mode. it is possible to select the main clock, sub clock, built - in h igh - speed cr clock , or built - in low - speed cr clock as the clock source. ? interval timer: up to 64 s ( m ax) with a sub clock of 32.768 khz external interrupt controller unit ? exte rnal interrupt input pin: max 32 pins ? include one non - maskable interrupt (nmi) watchdog timer ( two c hannels) a watchdog timer can generate interrupts or a reset when a time - out value is reached. this series consists of two different watchdogs : a "hardware" watchdog and a "software" watchdog. the hardware watchdog timer is clocked by low - speed internal cr oscillator. the hardware watchdog is thus active in any power saving mode except rtc mode and stop mode . cyclic redundancy check ( crc) accelerator the crc accelerator helps to verify data transmission or storage integrity. ccitt crc16 and ieee - 802.3 cr c32 are supported. ? ccitt crc16 generator polynomial : 0x1021 ? ieee - 802.3 crc32 generator polynomial : 0x04c11db7 programmable cyclic redundancy check ( prgcrc) accelerator the crc accelerator helps a verify data transmission or storage integrity. ccitt crc16 , ieee - 802.3 crc32 and generating polynomial are supported. ? ccitt crc16 generator polynomial : 0x1021 ? ieee - 802.3 crc32 generator polynomial : 0x04c11db7 ? generating polynomial sd card interface it is possible to use the sd card that conforms to the following standards. ? part 1 physical layer specification version 3.01 ? part e1 sdio specification version 3.00 ? part a2 sd host controller standard specification version 3.00 ? 1 - bit or 4 - bit data bus
document number: 002 - 05032 rev.*a page 4 of 191 s6e2c 1 series i 2 s (inter - ic sound bus) interface (tx x one c hannel, rx x on e c hannel) ? support s three transfer protocols ? i 2 s ? left justified ? dsp mode ? separate clock generation block for flexible system integration options ? master/slave mode selectable ? rx only, tx only or tx and rx simultaneous operation selectable ? word length is programmable from 7 - bits to 32 - bits ? rx/tx fifo integrated (rx : 66 words x 32 - bits, tx : 66 words x 32 - bits) ? dma, interrupts , or polling based data transfer supported hi gh - s peed quad spi up to 66 mhz clock rates for very fast data transfers to and from spi compatible devices. up to 256 mbytes of memory mapped address space. ? single data rate ( sdr) ? supports single , dual , and quad data modes ? b uilt - in direct mode and command sequencer mode ? d irect mode : a ccess by use of transmi ssion fifo/ r ece ption fifo ( u p to 16 w ord x 32 bit) ? c ommand sequencer mode : a utomatic access assigne d to external de v ice area. clock and reset ? clocks five clock sources ( two external oscillators, two internal cr oscillator s , and m ain pll) that are dynamically selectable. ? main clock : 4 mhz to 4 8 mhz ? sub clock : 30 khz to 100 khz ? high - speed internal cr clock : 4 mhz ? low - speed internal cr clock : 100 khz ? main pll clock ? resets ? reset requests from initx pin ? power on reset ? software reset ? watchdog timer reset ? low - voltage detector reset ? clock supervisor reset clock super v isor (csv) clocks generated by internal cr oscillators are used to supervise abnormality of the external clocks. ? external osc clock failure (clock stop) is detected, reset is asserted. ? external osc frequency anomaly is detected, interrupt or reset is asserted. low - voltage detector (lvd) this series include two - stage moni toring of voltage on the vcc pins. when the voltage falls below the voltage that has been set, the low - voltage detector function generates an interrupt or reset. ? lvd1: error reporting via interrupt ? lvd2 : auto - reset operation low - power consumption m ode six low power consumption modes are supported. ? sleep ? timer ? rtc ? stop ? deep standby rtc (selectable from with/without ram retention) ? deep standby stop (selectable from with/without ram retention) peripheral clock gating t he system can reduce the current consumption of the total system with gating the operation clocks of peripheral functions not used. vbat the consumption power during the rtc operation can be reduced by supplying the power supply independent from the rtc (calendar circuit)/32 khz oscillation circuit. the following circuits can also be used. ? rtc ? 32 - khz oscillation circuit ? power - on circuit ? back up register : 32 bytes ? port circuit
document number: 002 - 05032 rev.*a page 5 of 191 s6e2c 1 series debug ? serial wire jtag debug port (swj - dp) ? embedded trace macrocells (etm) provide comprehensive debug and trace facilities. ? a hb trace macrocells (htm) unique id unique value of the device (41 - bit) is set. power supply ? two power supplies ? wide range voltage : vcc = 2.7 v to 5.5 v ? power supply for vbat: vbat = 1.65 v to 5.5 v = 2.7 v to 5.5 v (when gpio is used)
document number: 002 - 05032 rev.*a page 6 of 191 s6e2c 1 series table of contents features ................................ ................................ ................................ ................................ ................................ ................... 1 1. product lineup ................................ ................................ ................................ ................................ ............................ 8 2. packages ................................ ................................ ................................ ................................ ................................ .... 10 3. pin assignments ................................ ................................ ................................ ................................ ....................... 11 4. pin des criptions ................................ ................................ ................................ ................................ ........................ 15 5. i/o circuit type ................................ ................................ ................................ ................................ .......................... 62 6. handling precautions ................................ ................................ ................................ ................................ ................ 70 6.1 precautions for product design ................................ ................................ ................................ ................................ 70 6.2 precautions for package mounting ................................ ................................ ................................ ........................... 71 6.3 precautions for use environment ................................ ................................ ................................ ............................. 73 7. handling devices ................................ ................................ ................................ ................................ ....................... 74 8. block diagram ................................ ................................ ................................ ................................ ........................... 77 9. memory si ze ................................ ................................ ................................ ................................ .............................. 78 10. memory map ................................ ................................ ................................ ................................ .............................. 78 11. pin status in each cpu state ................................ ................................ ................................ ................................ ... 84 12. electrical characteristics ................................ ................................ ................................ ................................ .......... 91 12.1 absolute maximum ratings ................................ ................................ ................................ ................................ ...... 91 12.2 recommended operating conditions ................................ ................................ ................................ ....................... 92 12.3 dc characteristics ................................ ................................ ................................ ................................ .................... 96 12.3 .1 current rating ................................ ................................ ................................ ................................ ....................... 96 12.3.2 pin characteristics ................................ ................................ ................................ ................................ ............... 106 12.4 ac characteristics ................................ ................................ ................................ ................................ .................. 108 12.4.1 main clock input characteristics ................................ ................................ ................................ ......................... 108 12.4.2 sub clock input characteristics ................................ ................................ ................................ ........................... 109 12.4.3 built - in cr oscillation characteristics ................................ ................................ ................................ ................. 109 12.4.4 operating conditions of main pll (in the case of using main clock for input clock of pll) .............................. 110 12.4.5 operating conditions of usb/ethernet pll ? i 2 s pll (in the case of using main clock for input clock of pll) ................................ ................................ ................................ ................................ ................................ . 110 12.4.6 operating conditions of main pll (in the case of using built - in high - speed cr clock for input clock of main pll) ................................ ................................ ................................ ................................ ........................ 111 12.4.7 reset input characteristics ................................ ................................ ................................ ................................ .. 111 12.4.8 power - on reset timing ................................ ................................ ................................ ................................ ....... 112 12.4.9 gpio output characteristics ................................ ................................ ................................ ............................... 112 12.4.10 external bus timing ................................ ................................ ................................ ................................ ............. 113 12.4.11 base timer input timing ................................ ................................ ................................ ................................ ...... 124 12.4.12 csio (spi) timing ................................ ................................ ................................ ................................ ............... 125 12.4.13 external input timing ................................ ................................ ................................ ................................ ........... 158 12.4.14 quadrature position/revolution counter timing ................................ ................................ ................................ .. 159 12.4.15 i 2 c timing ................................ ................................ ................................ ................................ ............................ 161 12.4.16 sd card interface timing ................................ ................................ ................................ ................................ .... 163 12.4.17 etm/ htm timing ................................ ................................ ................................ ................................ ................ 165 12.4.18 jtag timing ................................ ................................ ................................ ................................ ........................ 166 12.4.19 i 2 s timing ................................ ................................ ................................ ................................ ............................ 167 12.4.20 high - speed quad spi timing ................................ ................................ ................................ .............................. 172 12.5 12 - bit a/d converter ................................ ................................ ................................ ................................ ............... 174 12.6 12 - bit d/a converter ................................ ................................ ................................ ................................ ............... 177
document number: 002 - 05032 rev.*a page 7 of 191 s6e2c 1 series 12.7 low - voltage detection characteristics ................................ ................................ ................................ ................... 178 12.7.1 low - voltage detection reset ................................ ................................ ................................ .............................. 178 12.7.2 interrupt of low - voltage detection ................................ ................................ ................................ ...................... 178 12.8 mainflash memory write/erase characteristics ................................ ................................ ................................ ..... 179 12.9 dual flash memory write/erase characteristics ................................ ................................ ................................ .... 179 12.10 standby recovery time ................................ ................................ ................................ ................................ ......... 180 12.10.1 recovery cause: interrupt/wkup ................................ ................................ ................................ ....................... 180 12.10.2 recovery cause: reset ................................ ................................ ................................ ................................ ....... 182 13. ordering information ................................ ................................ ................................ ................................ ............... 184 14. package dimensions ................................ ................................ ................................ ................................ ............... 185 15. major changes ................................ ................................ ................................ ................................ ......................... 189 document history ................................ ................................ ................................ ................................ ............................... 190 sales, solutions, and legal information ................................ ................................ ................................ ........................... 191
document number: 002 - 05032 rev.*a page 8 of 191 s6e2c 1 series 1. product lineup memory size product name s 6e 2c 1 8h/j/l s 6e 2c 1 9h/j/l s6e2c 1 ah/j/l on - chip flash memory 1024 kbytes 1536 kbytes 2048 kbytes on - chip sram 128 kbytes 192 kbytes 256 kbytes sram0 64 kbytes 128 kbytes 192 kbytes sram1 32 kbytes 32 kbytes 32 kbytes sram2 32 kbytes 32 kbytes 32 kbytes function product name s 6e 2c 1 8h0a s6e2c 1 9h0a s6e2c 1 ah0a s 6e 2c 1 8j0a s6e2c 1 9j0a s6e2c 1 aj0a s 6e 2c 1 8l0a s6e2c 1 9l0a s6e2c 1 al0a pin count 144 176/192 216 cpu cortex - m4f, mpu, nvic 128 ch freq. 200 mhz power supply voltage range 2.7 v to 5.5 v dmac 8 ch dstc 256 ch external bus interface addr : 25 - bit ( max ), data : 8 - /16 - bit cs : 9 ( max ), sram, nor flash nand flash addr : 25 - bit ( max ), data : 8 - /16 - bit cs : 9 ( max ), sram, nor flash , nand flash sdram addr : 25 - bit ( max ), data : 8 - /16 - /32 - bit cs : 9 ( max ), sram, nor flash , nand flash , sdram multi - function serial interfa ce (uart/csio/lin/i 2 c) 16 ch ( max ) ch 0 to ch 7 fifo, ch 8 to ch 15 no fifo base timer (pwc/ reload timer / pwm/ppg) 16 ch ( max ) mf timer a/d activation compare 6 ch 3 unit s ( max ) input capture 4 ch free - run timer 3 ch output compare 6 ch waveform generator 3 ch ppg 3 ch sd card interface 1 unit i 2 s - 1 unit high - speed quad spi - 1 unit qprc 4 ch (max) dual timer 1 unit real - time clock 1 unit watch counter 1 unit crc accelerator yes (fixed, programmable) watchdog timer 1 ch (sw) + 1 ch (hw) external interrupts 32 pins ( max ) + nmi 1 i/o ports 120 pins ( max ) 152 pins ( max ) 1 90 pins ( max ) 12 - bit a/d converter 24 ch ( 3 unit s ) 32 ch ( 3 unit s ) 12 - bit d/a converter 2 unit s ( max ) csv (clock supervisor) yes lvd (low - voltage detector) 2 ch built - in cr high - s peed 4 mhz ( 2%) low - speed 100 khz ( typ )
document number: 002 - 05032 rev.*a page 9 of 191 s6e2c 1 series product name s 6e 2c 1 8h0a s6e2c 1 9h0a s6e2c 1 ah0a s 6e 2c 1 8j0a s6e2c 1 9j0a s6e2c 1 aj0a s 6e 2c 1 8l0a s6e2c 1 9l0a s6e2c 1 al0a debug function swj - dp/etm/htm unique id yes note s : ? all signals of the peripheral function in each product cannot be allocated by limiting the pins of package. it is necessary to use the port relocate function of the i/o port according to your function use. ? see 12.4.3 built - in cr oscillation characteristics for the accuracy of the built - in cr.
document number: 002 - 05032 rev.*a page 10 of 191 s6e2c 1 series 2. packages product name package S6E2C18h0a S6E2C19h0a S6E2C1ah0a S6E2C18j0a S6E2C19j0a S6E2C1aj0a S6E2C18l0a S6E2C19l0a S6E2C1al0a l qfp : lqs 144 (0.5 mm pitch) ? ? - ? - l qfp : lqp 1 76 (0.5 mm pitch) - ? ? - bga : lbe 1 9 2 (0. 8 mm pitch) - ? - lqfp : lqq 216 (0. 4 mm pitch) - - ? ? : supported note : ? see 14 . p ackage d imensions for detailed information on each package.
document number: 002 - 05032 rev.*a page 11 of 191 s6e2c 1 series 3. pin assignment s lqs 144 note : ? the number after the underscore ("_") in pin names such as xxx_1 and xxx_2 indicates the relocated port number. for these pins, there are multiple pins that provide the same function for the same channel. use the extended port function register (epfr) to select the pin. ( top view ) vss p81/udp0 p80/udm0 usbvcc0 p60/sin4_0/int31_0/wkup3 p61/uhconx0/sot4_0/male_0/rtcco_0/subout_0 p62/sck4_0/mwex_0 p63/adtg_3/rts4_0/int30_0/moex_0 p6e/adtg_5/sck4_1/ic23_1/int29_0/e_pps pd2/cts4_1/frck2_1/e_txen pd1/int31_1/e_tx00 pd0/int30_1/e_tx01 pcf/rts4_1/int12_0/e_tx02 pce/sin4_1/int15_0/e_tx03 pcd/sot4_1/int14_0/e_txer pcc/e_tck pcb/int28_0/e_cout vss ethvcc pca/tioa15_0/e_crs pc9/tiob15_0/e_col pc8/e_rxck_refck pc7/int13_0/e_mdc/crout_1 pc6/tioa14_0/e_mdio pc5/tiob14_0/e_rxdv pc4/tioa7_0/e_rx00 pc3/tiob7_0/e_rx01 pc2/tioa6_0/e_rx02 pc1/tiob6_0/e_rx03 pc0/e_rxer p04/tdo/swo p03/tms/swdio p02/tdi p01/tck/swclk p00/trstx vcc 144 143 142 141 140 139 138 137 136 135 134 133 132 131 130 129 128 127 126 125 124 123 122 121 120 119 118 117 116 115 114 113 112 111 110 109 vcc 1 108 vss pa0/rto20_0/tioa8_0/ain2_0/int00_0/madata00_0 2 107 p83/udp1 pa1/rto21_0/tioa9_0/bin2_0/madata01_0 3 106 p82/udm1 pa2/rto22_0/tioa10_0/zin2_0/madata02_0 4 105 usbvcc1 pa3/rto23_0/tioa11_0/madata03_0 5 104 p20/nmix/wkup0 pa4/rto24_0/tioa12_0/madata04_0 6 103 p21/adtg_4/sin0_0/int27_0/crout_0 pa5/sin1_0/rto25_0/tioa13_0/int01_0/madata05_0 7 102 p22/an31/sot0_0/int26_0 pa6/sot1_0/dtti2x_0/madata06_0 8 101 p23/uhconx1/an30/sck0_0/tiob13_1 pa7/sck1_0/ic20_0/madata07_0 9 100 p24/an29/tioa13_1/mad18_0 pa8/sin7_0/ic21_0/int02_0/wkup1/madata08_0 10 99 p25/an28/rx1_0/int25_0/mad17_0 pa9/sot7_0/ic22_0/madata09_0 11 98 p26/tx1_0/mad16_0 paa/sck7_0/ic23_0/madata10_0 12 97 p27/an27/sin5_0/int24_0/mad15_0 pab/scs70_0/rx0_0/frck2_0/int03_0/madata11_0 13 96 p28/an26/sot5_0/mad14_0 pac/scs71_0/tx0_0/tiob8_0/ain3_0/madata12_0 14 95 p29/an25/sck5_0/mad13_0 pad/sck3_0/tiob9_0/bin3_0/madata13_0 15 94 p2a/an24/cts5_0/mad12_0 pae/adtg_0/sot3_0/tiob10_0/zin3_0/madata14_0 16 93 p1f/an15/rts5_0/tiob8_1/int27_1/mad11_0 paf/sin3_0/tiob11_0/int16_0/madata15_0 17 92 p1e/an14/tioa8_1/int26_1/mad10_0 p08/sin14_0/tiob12_0/int17_0/mdqm0_0 18 91 p1d/an13/sck12_0/tiob5_2/traced3 p09/sot14_0/tiob13_0/int18_0/mdqm1_0 19 90 p1c/an12/sot12_0/tioa5_2/traced2 p0a/adtg_1/sck14_0/ain2_1/mclkout_0 20 89 p1b/an11/sin12_0/tiob4_2/int11_0/traced1 p32/bin2_1/int19_0/s_data1_0 21 88 p1a/an10/sck2_0/tioa4_2/traced0 p33/frck0_0/zin2_1/s_data0_0 22 87 p19/an09/sot2_0/tiob3_2/int24_1/traceclk p34/ic03_0/int00_1/s_clk_0 23 86 p18/an08/sin2_0/tioa3_2/int10_0 vcc 24 85 p17/an07/sck11_0/tiob2_2/zin1_2 vss 25 84 p16/an06/sot11_0/tioa2_2/bin1_2 p35/ic02_0/int01_1/s_cmd_0 26 83 p15/an05/sin11_0/tiob1_2/ain1_2/int09_0 p36/ic01_0/int02_1/s_data3_0 27 82 p14/an04/sot6_1/tx1_1 p37/ic00_0/int03_1/s_data2_0 28 81 p13/an03/sin6_1/rx1_1/int25_1 p38/adtg_2/dtti0x_0/s_wp_0 29 80 p12/an02/sck10_0/tioa1_2/zin0_2 p39/sin2_1/rto00_0/tioa0_1/ain3_1/int16_1/s_cd_0/mad24_0 30 79 p11/an01/sot10_0/tiob0_2/bin0_2 p3a/sot2_1/rto01_0/tioa1_1/bin3_1/int17_1/mad23_0 31 78 p10/an00/sin10_0/tioa0_2/ain0_2/int08_0 p3b/sck2_1/rto02_0/tioa2_1/zin3_1/int18_1/mad22_0/mnale_0 32 77 avrh p3c/sin13_0/rto03_0/tioa3_1/int19_1/mad21_0/mncle_0 33 76 avrl p3d/sot13_0/rto04_0/tioa4_1/mad20_0/mnwex_0 34 75 avss p3e/sck13_0/rto05_0/tioa5_1/mad19_0/mnrex_0 35 74 avcc vss 36 73 vcc 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 vcc p40/sin3_1/rto10_0/tioa0_0/ain0_0/int23_0/mcsx7_0 p41/sot3_1/rto11_0/tioa1_0/bin0_0/mcsx6_0 p42/sck3_1/rto12_0/tioa2_0/zin0_0/mcsx5_0 p43/sin15_0/rto13_0/tioa3_0/int04_0/mcsx4_0 p44/sot15_0/rto14_0/tioa4_0/mcsx3_0 p45/sck15_0/rto15_0/tioa5_0/mcsx2_0 c vss vcc p7d/sck1_1/rx2_0/dtti1x_0/int05_0/wkup2/mcsx1_0 p7e/adtg_7/tx2_0/frck1_0/mcsx0_0 initx p46/x0a p47/x1a vbat p48/vregctl p49/vwakeup p70/adtg_8/sin1_1/int06_0/mrdy_0 p71/sot1_1/mad00_0 p72/sin9_0/tiob0_0/int07_0/mad01_0 p73/sot9_0/tiob1_0/mad02_0 p74/sck9_0/tiob2_0/mad03_0 p75/sin8_0/tiob3_0/ain1_0/int20_0/mad04_0 p76/sot8_0/tiob4_0/bin1_0/mad05_0 p77/sck8_0/tiob5_0/zin1_0/mad06_0 p78/sin6_0/ic10_0/int21_0/mad07_0 p79/sot6_0/ic11_0/mad08_0 p7a/sck6_0/ic12_0/mad09_0 p7b/da1/scs60_0/ic13_0/int22_0 p7c/da0/scs61_0/int04_1 pe0/md1 md0 pe2/x0 pe3/x1 vss lqfp - 144
document number: 002 - 05032 rev.*a page 12 of 191 s6e2c 1 series lqp 176 note : ? the number after the underscore ("_") in pin names such as xxx_1 and xxx_2 indicates the relocated port number. for these pins, there are multiple pins that provide the same function for the same channel. use the extended port function register (epfr) to select the pin. ( top view) vss p81/udp0 p80/udm0 usbvcc0 p60/sin4_0/int31_0/wkup3 p61/uhconx0/sot4_0/male_0/rtcco_0/subout_0 p62/sck4_0/mwex_0 p63/adtg_3/rts4_0/int30_0/moex_0 p64/cts4_0/rto25_1/int29_1 p65/rto24_1/int28_1 p6e/adtg_5/sck4_1/ic23_1/int29_0/e_pps pd2/cts4_1/frck2_1/e_txen pd1/int31_1/e_tx00 pd0/int30_1/e_tx01 pcf/rts4_1/int12_0/e_tx02 pce/sin4_1/int15_0/e_tx03 pcd/sot4_1/int14_0/e_txer pcc/e_tck pcb/int28_0/e_cout vss ethvcc pca/tioa15_0/e_crs pc9/tiob15_0/e_col pc8/e_rxck_refck pc7/int13_0/e_mdc/crout_1 pc6/tioa14_0/e_mdio pc5/tiob14_0/e_rxdv pc4/tioa7_0/e_rx00 pc3/tiob7_0/e_rx01 pc2/tioa6_0/e_rx02 pc1/tiob6_0/e_rx03 pc0/e_rxer p95/rts5_1/q_cs0_0 p94/cts5_1/q_sck_0 p93/sck5_1/int15_1/q_io0_0 p92/sot5_1/int14_1/q_io1_0 p91/sin5_1/int13_1/q_io2_0 p90/int12_1/q_io3_0 p04/tdo/swo p03/tms/swdio p02/tdi p01/tck/swclk p00/trstx vcc 176 175 174 173 172 171 170 169 168 167 166 165 164 163 162 161 160 159 158 157 156 155 154 153 152 151 150 149 148 147 146 145 144 143 142 141 140 139 138 137 136 135 134 133 vcc 1 132 vss pa0/rto20_0/tioa8_0/ain2_0/int00_0/madata00_0 2 131 p83/udp1 pa1/rto21_0/tioa9_0/bin2_0/madata01_0 3 130 p82/udm1 pa2/rto22_0/tioa10_0/zin2_0/madata02_0 4 129 usbvcc1 pa3/rto23_0/tioa11_0/madata03_0 5 128 p20/nmix/wkup0 pa4/rto24_0/tioa12_0/madata04_0 6 127 p21/adtg_4/sin0_0/int27_0/crout_0 pa5/sin1_0/rto25_0/tioa13_0/int01_0/madata05_0 7 126 p22/an31/sot0_0/int26_0 pa6/sot1_0/dtti2x_0/madata06_0 8 125 p23/uhconx1/an30/sck0_0/tiob13_1 pa7/sck1_0/ic20_0/madata07_0 9 124 p24/an29/tioa13_1/mad18_0 p50/scs72_0/rto00_1/tioa8_2 10 123 p25/an28/rx1_0/int25_0/mad17_0 p51/scs73_0/rto01_1/tiob8_2 11 122 p26/tx1_0/mad16_0 p52/rto02_1/tioa9_2 12 121 p27/an27/sin5_0/int24_0/mad15_0 pa8/sin7_0/ic21_0/int02_0/wkup1/madata08_0 13 120 p28/an26/sot5_0/mad14_0 pa9/sot7_0/ic22_0/madata09_0 14 119 p29/an25/sck5_0/mad13_0 paa/sck7_0/ic23_0/madata10_0 15 118 p2a/an24/cts5_0/mad12_0 pab/scs70_0/rx0_0/frck2_0/int03_0/madata11_0 16 117 p1f/an15/rts5_0/tiob8_1/int27_1/mad11_0 pac/scs71_0/tx0_0/tiob8_0/ain3_0/madata12_0 17 116 p1e/an14/tioa8_1/int26_1/mad10_0 pad/sck3_0/tiob9_0/bin3_0/madata13_0 18 115 pb7/an23/tiob12_1/traced7 pae/adtg_0/sot3_0/tiob10_0/zin3_0/madata14_0 19 114 pb6/an22/sck8_1/tioa12_1/traced6 paf/sin3_0/tiob11_0/int16_0/madata15_0 20 113 pb5/an21/sot8_1/tiob11_1/int11_1/traced5 p08/sin14_0/tiob12_0/int17_0/mdqm0_0 21 112 pb4/an20/sin8_1/tioa11_1/int10_1/traced4 p09/sot14_0/tiob13_0/int18_0/mdqm1_0 22 111 p1d/an13/sck12_0/tiob5_2/traced3 p0a/adtg_1/sck14_0/ain2_1/mclkout_0 23 110 p1c/an12/sot12_0/tioa5_2/traced2 p30/rx0_1/tioa13_2/int03_2/i2sdi0_0 24 109 p1b/an11/sin12_0/tiob4_2/int11_0/traced1 p31/tx0_1/tiob13_2/i2sck0_0 25 108 p1a/an10/sck2_0/tioa4_2/traced0 p32/bin2_1/int19_0/s_data1_0 26 107 p19/an09/sot2_0/tiob3_2/int24_1/traceclk p33/frck0_0/zin2_1/s_data0_0 27 106 p18/an08/sin2_0/tioa3_2/int10_0 p34/ic03_0/int00_1/s_clk_0 28 105 pb3/an19/scs62_1/tiob10_1 vcc 29 104 pb2/an18/scs61_1/tioa10_1/int09_1 vss 30 103 pb1/an17/scs60_1/tiob9_1/int08_1 p35/ic02_0/int01_1/s_cmd_0 31 102 pb0/an16/sck6_1/tioa9_1 p36/ic01_0/int02_1/s_data3_0 32 101 p17/an07/sck11_0/tiob2_2/zin1_2 p37/ic00_0/int03_1/s_data2_0 33 100 p16/an06/sot11_0/tioa2_2/bin1_2 p38/adtg_2/dtti0x_0/s_wp_0 34 99 p15/an05/sin11_0/tiob1_2/ain1_2/int09_0 p39/sin2_1/rto00_0/tioa0_1/ain3_1/int16_1/s_cd_0/mad24_0 35 98 p14/an04/sot6_1/tx1_1 p3a/sot2_1/rto01_0/tioa1_1/bin3_1/int17_1/mad23_0 36 97 p13/an03/sin6_1/rx1_1/int25_1 p3b/sck2_1/rto02_0/tioa2_1/zin3_1/int18_1/mad22_0/mnale_0 37 96 p12/an02/sck10_0/tioa1_2/zin0_2 p3c/sin13_0/rto03_0/tioa3_1/int19_1/mad21_0/mncle_0 38 95 p11/an01/sot10_0/tiob0_2/bin0_2 p3d/sot13_0/rto04_0/tioa4_1/mad20_0/mnwex_0 39 94 p10/an00/sin10_0/tioa0_2/ain0_2/int08_0 p3e/sck13_0/rto05_0/tioa5_1/mad19_0/mnrex_0 40 93 avrh p5d/sin10_1/tiob11_2/int01_2/i2smclk0_0 41 92 avrl p5e/sot10_1/tioa12_2/i2sdo0_0 42 91 avss p5f/sck10_1/tiob12_2/i2sws0_0 43 90 avcc vss 44 89 vcc 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 vcc p40/sin3_1/rto10_0/tioa0_0/ain0_0/int23_0/mcsx7_0 p41/sot3_1/rto11_0/tioa1_0/bin0_0/mcsx6_0 p42/sck3_1/rto12_0/tioa2_0/zin0_0/mcsx5_0 p43/sin15_0/rto13_0/tioa3_0/int04_0/mcsx4_0 p44/sot15_0/rto14_0/tioa4_0/mcsx3_0 p45/sck15_0/rto15_0/tioa5_0/mcsx2_0 c vss vcc p7d/sck1_1/rx2_0/dtti1x_0/int05_0/wkup2/mcsx1_0 p7e/adtg_7/tx2_0/frck1_0/mcsx0_0 initx p46/x0a p47/x1a vbat p48/vregctl p49/vwakeup pf0/scs63_0/rx2_1/frck1_1/tioa15_1/int22_1 pf1/scs62_0/tx2_1/tiob15_1/int23_1 p70/adtg_8/sin1_1/int06_0/mrdy_0 p71/sot1_1/mad00_0 p72/sin9_0/tiob0_0/int07_0/mad01_0 p73/sot9_0/tiob1_0/mad02_0 p74/sck9_0/tiob2_0/mad03_0 pf2/rto10_1/tioa6_1/mrasx_0 pf3/rto11_1/tiob6_1/int05_1/mcasx_0 pf4/rto12_1/tioa7_1/int06_1/msdwex_0 pf5/rto13_1/tiob7_1/int07_1/mcsx8_0 pf6/rto14_1/tioa14_1/int20_1/msdcke_0 pf7/rto15_1/tiob14_1/int21_1/msdclk_0 p75/sin8_0/tiob3_0/ain1_0/int20_0/mad04_0 p76/sot8_0/tiob4_0/bin1_0/mad05_0 p77/sck8_0/tiob5_0/zin1_0/mad06_0 p78/sin6_0/ic10_0/int21_0/mad07_0 p79/sot6_0/ic11_0/mad08_0 p7a/sck6_0/ic12_0/mad09_0 p7b/da1/scs60_0/ic13_0/int22_0 p7c/da0/scs61_0/int04_1 pe0/md1 md0 pe2/x0 pe3/x1 vss lqfp - 176
document number: 002 - 05032 rev.*a page 13 of 191 s6e2c 1 series lqq 216 note : ? the number after the underscore ("_") in pin names such as xxx_1 and xxx_2 indicates the relocated port number. for these pins, there are multiple pins that provide the same function for the same channel. use the extended port function register (epfr) to select the pin. ( top view) vss p81/udp0 p80/udm0 usbvcc0 p60/sin4_0/int31_0/wkup3 p61/uhconx0/sot4_0/male_0/rtcco_0/subout_0 p62/sck4_0/mwex_0 p63/adtg_3/rts4_0/int30_0/moex_0 p64/cts4_0/rto25_1/int29_1 p65/rto24_1/int28_1 p66/sin13_1/rto23_1/tioa15_2/int15_2 p67/sot13_1/rto22_1/tiob15_2 p68/sck13_1/rto21_1/tioa14_2 p69/rto20_1/tiob14_2 p6a/dtti2x_1/tioa7_2 p6b/sin14_1/ic20_1/tiob7_2/int14_2 p6c/sot14_1/ic21_1/tioa6_2 p6d/sck14_1/ic22_1/tiob6_2 p6e/adtg_5/sck4_1/ic23_1/int29_0/e_pps pd2/cts4_1/frck2_1/e_txen pd1/int31_1/e_tx00 pd0/int30_1/e_tx01 pcf/rts4_1/int12_0/e_tx02 pce/sin4_1/int15_0/e_tx03 pcd/sot4_1/int14_0/e_txer pcc/e_tck pcb/int28_0/e_cout vss ethvcc pca/tioa15_0/e_crs pc9/tiob15_0/e_col pc8/e_rxck_refck pc7/int13_0/e_mdc/crout_1 pc6/tioa14_0/e_mdio pc5/tiob14_0/e_rxdv pc4/tioa7_0/e_rx00 pc3/tiob7_0/e_rx01 pc2/tioa6_0/e_rx02 pc1/tiob6_0/e_rx03 pc0/e_rxer p97/tx0_2/int13_2/q_cs2_0 p96/rx0_2/int12_2/q_cs1_0 p95/rts5_1/q_cs0_0 p94/cts5_1/q_sck_0 p93/sck5_1/int15_1/q_io0_0 p92/sot5_1/int14_1/q_io1_0 p91/sin5_1/int13_1/q_io2_0 p90/int12_1/q_io3_0 p04/tdo/swo p03/tms/swdio p02/tdi p01/tck/swclk p00/trstx vcc 216 215 214 213 212 211 210 209 208 207 206 205 204 203 202 201 200 199 198 197 196 195 194 193 192 191 190 189 188 187 186 185 184 183 182 181 180 179 178 177 176 175 174 173 172 171 170 169 168 167 166 165 164 163 vcc 1 162 vss pa0/rto20_0/tioa8_0/ain2_0/int00_0/madata00_0 2 161 p83/udp1 pa1/rto21_0/tioa9_0/bin2_0/madata01_0 3 160 p82/udm1 pa2/rto22_0/tioa10_0/zin2_0/madata02_0 4 159 usbvcc1 pa3/rto23_0/tioa11_0/madata03_0 5 158 p20/nmix/wkup0 pa4/rto24_0/tioa12_0/madata04_0 6 157 p21/adtg_4/sin0_0/int27_0/crout_0 pa5/sin1_0/rto25_0/tioa13_0/int01_0/madata05_0 7 156 p22/an31/sot0_0/int26_0 pa6/sot1_0/dtti2x_0/madata06_0 8 155 p23/uhconx1/an30/sck0_0/tiob13_1 pa7/sck1_0/ic20_0/madata07_0 9 154 p24/an29/tioa13_1/mad18_0 p50/scs72_0/rto00_1/tioa8_2/madata16_0 10 153 p25/an28/rx1_0/int25_0/mad17_0 p51/scs73_0/rto01_1/tiob8_2/madata17_0 11 152 p26/tx1_0/mad16_0 p52/rto02_1/tioa9_2/madata18_0 12 151 pbf/sin0_1/zin3_2/int11_2/traced15 p53/rto03_1/tiob9_2/madata19_0 13 150 pbe/sot0_1/bin3_2/traced14 pa8/sin7_0/ic21_0/int02_0/wkup1/madata08_0 14 149 pbd/sck0_1/rx1_2/ain3_2/int10_2/traced13 pa9/sot7_0/ic22_0/madata09_0 15 148 pbc/tx1_2/traced12 paa/sck7_0/ic23_0/madata10_0 16 147 p27/an27/sin5_0/int24_0/mad15_0 pab/scs70_0/rx0_0/frck2_0/int03_0/madata11_0 17 146 p28/an26/sot5_0/mad14_0 pac/scs71_0/tx0_0/tiob8_0/ain3_0/madata12_0 18 145 p29/an25/sck5_0/mad13_0 p54/sin15_1/rto04_1/tioa10_2/int00_2/madata20_0 19 144 p2a/an24/cts5_0/mad12_0 p55/sot15_1/rto05_1/tiob10_2/madata21_0 20 143 p1f/an15/rts5_0/tiob8_1/int27_1/mad11_0 p56/sck15_1/dtti0x_1/tiob0_1/madata22_0 21 142 p1e/an14/tioa8_1/int26_1/mad10_0 p57/ic00_1/tiob1_1/madata23_0 22 141 pb7/an23/tiob12_1/traced7 pad/sck3_0/tiob9_0/bin3_0/madata13_0 23 140 pb6/an22/sck8_1/tioa12_1/traced6 pae/adtg_0/sot3_0/tiob10_0/zin3_0/madata14_0 24 139 pb5/an21/sot8_1/tiob11_1/int11_1/traced5 paf/sin3_0/tiob11_0/int16_0/madata15_0 25 138 pb4/an20/sin8_1/tioa11_1/int10_1/traced4 p58/sin11_1/ic01_1/tiob2_1/int02_2/madata24_0 26 137 vcc p59/sot11_1/ic02_1/tiob3_1/madata25_0 27 136 vss p5a/sck11_1/ic03_1/tiob4_1/madata26_0 28 135 p1d/an13/sck12_0/tiob5_2/traced3 p5b/frck0_1/tiob5_1/madata27_0 29 134 p1c/an12/sot12_0/tioa5_2/traced2 p08/sin14_0/tiob12_0/int17_0/mdqm0_0 30 133 p1b/an11/sin12_0/tiob4_2/int11_0/traced1 p09/sot14_0/tiob13_0/int18_0/mdqm1_0 31 132 p1a/an10/sck2_0/tioa4_2/traced0 p0a/adtg_1/sck14_0/ain2_1/mclkout_0 32 131 p19/an09/sot2_0/tiob3_2/int24_1/traceclk p5c/tioa11_2/madata28_0/rtcco_1/subout_1 33 130 p18/an08/sin2_0/tioa3_2/int10_0 p30/rx0_1/tioa13_2/int03_2/mdqm2_0/i2sdi0_0 34 129 pb3/an19/scs62_1/tiob10_1 p31/tx0_1/tiob13_2/mdqm3_0/i2sck0_0 35 128 pb2/an18/scs61_1/tioa10_1/int09_1 p32/bin2_1/int19_0/s_data1_0 36 127 pb1/an17/scs60_1/tiob9_1/int08_1 p33/frck0_0/zin2_1/s_data0_0 37 126 pb0/an16/sck6_1/tioa9_1 p34/ic03_0/int00_1/s_clk_0 38 125 p17/an07/sck11_0/tiob2_2/zin1_2 vcc 39 124 p16/an06/sot11_0/tioa2_2/bin1_2 vss 40 123 p15/an05/sin11_0/tiob1_2/ain1_2/int09_0 p35/ic02_0/int01_1/s_cmd_0 41 122 pbb/sck9_1/zin2_2/traced11 p36/ic01_0/int02_1/s_data3_0 42 121 pba/sot9_1/bin2_2/traced10 p37/ic00_0/int03_1/s_data2_0 43 120 pb9/sin9_1/ain2_2/int09_2/traced9 p38/adtg_2/dtti0x_0/s_wp_0 44 119 pb8/adtg_6/scs63_1/int08_2/traced8 p39/sin2_1/rto00_0/tioa0_1/ain3_1/int16_1/s_cd_0/mad24_0 45 118 p14/an04/sot6_1/tx1_1 p3a/sot2_1/rto01_0/tioa1_1/bin3_1/int17_1/mad23_0 46 117 p13/an03/sin6_1/rx1_1/int25_1 p3b/sck2_1/rto02_0/tioa2_1/zin3_1/int18_1/mad22_0/mnale_0 47 116 p12/an02/sck10_0/tioa1_2/zin0_2 p3c/sin13_0/rto03_0/tioa3_1/int19_1/mad21_0/mncle_0 48 115 p11/an01/sot10_0/tiob0_2/bin0_2 p3d/sot13_0/rto04_0/tioa4_1/mad20_0/mnwex_0 49 114 p10/an00/sin10_0/tioa0_2/ain0_2/int08_0 p3e/sck13_0/rto05_0/tioa5_1/mad19_0/mnrex_0 50 113 avrh p5d/sin10_1/tiob11_2/int01_2/madata29_0/i2smclk0_0 51 112 avrl p5e/sot10_1/tioa12_2/madata30_0/i2sdo0_0 52 111 avss p5f/sck10_1/tiob12_2/madata31_0/i2sws0_0 53 110 avcc vss 54 109 vcc 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 vcc p40/sin3_1/rto10_0/tioa0_0/ain0_0/int23_0/mcsx7_0 p41/sot3_1/rto11_0/tioa1_0/bin0_0/mcsx6_0 p42/sck3_1/rto12_0/tioa2_0/zin0_0/mcsx5_0 p43/sin15_0/rto13_0/tioa3_0/int04_0/mcsx4_0 p44/sot15_0/rto14_0/tioa4_0/mcsx3_0 p45/sck15_0/rto15_0/tioa5_0/mcsx2_0 c vss vcc p4a/sin12_1/ain0_1/int04_2 p4b/sot12_1/bin0_1 p4c/sck12_1/zin0_1 p4d/scs72_1/rx2_2/int05_2 p4e/scs73_1/tx2_2 p7d/sck1_1/rx2_0/dtti1x_0/int05_0/wkup2/mcsx1_0 p7e/adtg_7/tx2_0/frck1_0/mcsx0_0 initx p46/x0a p47/x1a vbat p48/vregctl p49/vwakeup pf0/scs63_0/rx2_1/frck1_1/tioa15_1/int22_1 pf1/scs62_0/tx2_1/tiob15_1/int23_1 p70/adtg_8/sin1_1/int06_0/mrdy_0 p71/sot1_1/mad00_0 p72/sin9_0/tiob0_0/int07_0/mad01_0 p73/sot9_0/tiob1_0/mad02_0 p74/sck9_0/tiob2_0/mad03_0 pf2/rto10_1/tioa6_1/mrasx_0 pf3/rto11_1/tiob6_1/int05_1/mcasx_0 pf4/rto12_1/tioa7_1/int06_1/msdwex_0 pf5/rto13_1/tiob7_1/int07_1/mcsx8_0 pf6/rto14_1/tioa14_1/int20_1/msdcke_0 pf7/rto15_1/tiob14_1/int21_1/msdclk_0 p75/sin8_0/tiob3_0/ain1_0/int20_0/mad04_0 p76/sot8_0/tiob4_0/bin1_0/mad05_0 p77/sck8_0/tiob5_0/zin1_0/mad06_0 pf8/scs70_1/dtti1x_1/ain1_1 pf9/scs71_1/ic10_1/bin1_1 p78/sin6_0/ic10_0/int21_0/mad07_0 p79/sot6_0/ic11_0/mad08_0 p7a/sck6_0/ic12_0/mad09_0 p7b/da1/scs60_0/ic13_0/int22_0 p7c/da0/scs61_0/int04_1 pfa/sck7_1/ic11_1/zin1_1 pfb/sot7_1/ic12_1/int07_2 pfc/sin7_1/ic13_1/int06_2 pe0/md1 md0 pe2/x0 pe3/x1 vss lqfp - 216
document number: 002 - 05032 rev.*a page 14 of 191 s6e2c 1 series lbe192 note : ? the number after the underscore ("_") in pin names such as xxx_1 and xxx_2 indicates the relocated port number. for these pins, there are multiple pins that provide the same function for the same channel. use the extended port function register (epfr) to select the pin. ( top view) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 a udp0 udm0 usbv cc0 vss pcd pcb vss ethv cc pc8 vss tck vcc b vss pa0 p60 p62 p64 pd1 pca pc1 p95 p92 tdo tms trstx vss c vcc pa1 pa2 p61 p63 pd2 pcc pc5 pc0 p93 p90 tdi p20 udp1 d pa5 pa4 pa6 pa7 pa3 p6e pce pc6 pc2 p94 p91 p22 p21 udm1 e vss p50 p51 p52 pa8 p65 pcf pc7 pc3 p26 p25 p24 p23 usbv cc1 f pa9 paa pab pac pad pae pd0 pc9 pc4 p2a p29 p28 p27 pb5 g vss paf p08 p09 p0a p30 vss vss p1f p1e pb7 pb6 pb4 p1b h vcc p32 p34 p31 vss p35 vss vss p18 pb2 p1d p19 p1c p1a j p33 p39 p38 p37 p36 p71 vss p74 pb1 pb0 p17 p16 p15 pb3 k p3a p3b p3c p3d pf0 pf1 vss p73 p75 p79 p14 p12 p11 p13 l p3e p5d p5e p43 p7d p70 vss p72 pf7 p78 p10 avrh avrl vss m vss p5f p42 p44 p7e p49 vss pf3 pf6 p7a p7c avss avcc vcc n vcc p40 p41 p45 initx p48 vss pf2 pf4 p77 p7b md0 md1 vss p c vss vcc x0a x1a vss vbat pf5 p76 vss x0 x1 pfbga-192
document number: 002 - 05032 rev.*a page 15 of 191 s6e2c 1 series 4. pin descriptions list of pin functions the number after the underscore ("_") in pin names such as xxx_1 and xxx_2 indicates the relocated port number. for these pins, there are multiple pins that provide the same function for the same channel. use the extended port function register (epfr) to select the pin. pin n umber pin name i/o circuit type pin s tate type lq q 216 lqp 176 lq s 144 lbe192 1 1 1 c1 vcc - - 2 2 2 b2 pa0 g k rto20_0 (ppg20_0) tioa8_0 ain2_0 int00_0 madata00_0 3 3 3 c2 pa1 g i rto21_0 (ppg20_0) tioa9_0 bin2_0 madata01_0 4 4 4 c3 pa2 g i rto22_0 (ppg22_0) tioa10_0 zin2_0 madata02_0 5 5 5 d5 pa3 g i rto23_0 (ppg22_0) tioa11_0 madata03_0 6 6 6 d2 pa4 g i rto24_0 (ppg24_0) tioa12_0 madata04_0 7 7 7 d1 pa5 g k sin1_0 rto25_0 (ppg24_0) tioa13_0 int01_0 madata05_0
document number: 002 - 05032 rev.*a page 16 of 191 s6e2c 1 series pin n umber pin name i/o circuit type pin s tate type lq q 216 lqp 176 lq s 144 lbe192 8 8 8 d3 pa6 e i sot1_0 (sda1_0)) dtti2x_0 madata06_0 9 9 9 d4 pa7 e i sck1_0 (scl1_0) ic20_0 madata07_0 10 10 - e2 p50 e i scs72_0 rto00_1 (ppg00_1) tioa8_2 madata16_0 11 11 - e3 p51 e i scs73_0 rto01_1 (ppg00_1) tiob8_2 madata17_0 12 12 - e4 p52 e i rto02_1 (ppg02_1) tioa9_2 madata18_0 13 - - - p53 e i rto03_1 (ppg02_1) tiob9_2 madata19_0 14 13 10 e5 pa8 i q sin7_0 ic21_0 int02_0 wkup1 madata08_0 15 14 11 f1 pa9 n i sot7_0 (sda7_0) ic22_0 madata09_0 16 15 12 f2 paa n i sck7_0 (scl7_0) ic23_0 madata10_0 17 16 13 f3 pab e k scs70_0 rx0_0 frck2_0 int03_0 madata11_0
document number: 002 - 05032 rev.*a page 17 of 191 s6e2c 1 series pin n umber pin name i/o circuit type pin s tate type lq q 216 lqp 176 lq s 144 lbe192 18 17 14 f4 pac e i scs71_0 tx0_0 tiob8_0 ain3_0 madata12_0 19 - - - p54 e k sin15_1 rto04_1 (ppg04_1) tioa10_2 int00_2 madata20_0 20 - - - p55 e i sot15_1 (sda15_1) rto05_1 (ppg04_1) tiob10_2 madata21_0 21 - - - p56 e i sck15_1 (scl15_1) dtti0x_1 tiob0_1 madata22_0 22 - - - p57 e i ic00_1 tiob1_1 madata23_0 23 18 15 f5 pad n i sck3_0 (scl3_0) tiob9_0 bin3_0 madata13_0 24 19 16 f6 pae n i adtg_0 sot3_0 (sda3_0) tiob10_0 zin3_0 madata14_0 25 20 17 g2 paf i k sin3_0 tiob11_0 int16_0 madata15_0 26 - - - p58 e k sin11_1 ic01_1 tiob2_1 int02_2 madata24_0
document number: 002 - 05032 rev.*a page 18 of 191 s6e2c 1 series pin n umber pin name i/o circuit type pin s tate type lq q 216 lqp 176 lq s 144 lbe192 27 - - - p59 e i sot11_1 (sda11_1) ic02_1 tiob3_1 madata25_0 28 - - - p5a e i sck11_1 (scl11_1) ic03_1 tiob4_1 madata26_0 29 - - - p5b e i frck0_1 tiob5_1 madata27_0 30 21 18 g3 p08 e k sin14_0 tiob12_0 int17_0 mdqm0_0 31 22 19 g4 p09 e k sot14_0 (sda14_0) tiob13_0 int18_0 mdqm1_0 32 23 20 g5 p0a l i adtg_1 sck14_0 (scl14_0) ain2_1 mclkout_0 33 - - - p5c e i tioa11_2 madata28_0 rtcco_1 subout_1 34 24 - g6 p30 e k rx0_1 tioa13_2 int03_2 mdqm2_0 i2sdi 0 _0 35 25 - h4 p31 e i tx0_1 tiob13_2 mdqm3_0 i2sck 0 _0 36 26 21 h2 p32 l k bin2_1 int19_0 s_data1_0
document number: 002 - 05032 rev.*a page 19 of 191 s6e2c 1 series pin n umber pin name i/o circuit type pin s tate type lq q 216 lqp 176 lq s 144 lbe192 37 27 22 j1 p33 l i frck0_0 zin2_1 s_data0_0 38 28 23 h3 p34 l k ic03_0 int00_1 s_clk_0 39 29 24 h1 vcc - - 40 30 25 h5 vss - - 41 31 26 h6 p35 l k ic02_0 int01_1 s_cmd_0 42 32 27 j5 p36 l k ic01_0 int02_1 s_data3 _0 43 33 28 j4 p37 l k ic00_0 int03_1 s_data2_0 44 34 29 j3 p38 e i adtg_2 dtti0x_0 s_wp_0 45 35 30 j2 p39 g k sin2_1 rto00_0 (ppg00_0) tioa0_1 ain3_1 int16_1 s_cd_0 mad24_0 46 36 31 k1 p3a g k sot2_1 (sda2_1) rto01_0 (ppg00_0) tioa1_1 bin3_1 int17_1 mad23_0 47 37 32 k2 p3b g k sck2_1 (scl2_1) rto02_0 (ppg02_0) tioa2_1 zin3_1 int18_1 mad22_0 mnale_0
document number: 002 - 05032 rev.*a page 20 of 191 s6e2c 1 series pin n umber pin name i/o circuit type pin s tate type lq q 216 lqp 176 lq s 144 lbe192 48 38 33 k3 p3c g k sin13_0 rto03_0 (ppg02_0) tioa3_1 int19_1 mad21_0 mncle_0 49 39 34 k4 p3d g i sot13_0 (sda13_0) rto04_0 (ppg04_0) tioa4_1 mad20_0 mnwex_0 50 40 35 l1 p3e g i sck13_0 (scl13_0) rto05_0 (ppg04_0) tioa5_1 mad19_0 mnrex_0 51 41 - l2 p5d e k sin10_1 tiob11_2 int01_2 madata29_0 i2smclk 0 _0 52 42 - l3 p5e e i sot10_1 (sda10_1) tioa12_2 madata30_0 i2sdo 0 _0 53 43 - m2 p5f e i sck10_1 (scl10_1) tiob12_2 madata31_0 i2sws 0 _0 54 44 36 m1 vss - - 55 45 37 n1 vcc - - 56 46 38 n2 p40 g k sin3_1 rto10_0 (ppg10_0) tioa0_0 ain0_0 int23_0 mcsx7_0
document number: 002 - 05032 rev.*a page 21 of 191 s6e2c 1 series pin n umber pin name i/o circuit type pin s tate type lq q 216 lqp 176 lq s 144 lbe192 57 47 39 n3 p41 g i sot3_1 (sda3_1) rto11_0 (ppg10_0) tioa1_0 bin0_0 mcsx6_0 58 48 40 m3 p42 g i sck3_1 (scl3_1) rto12_0 (ppg12_0) tioa2_0 zin0_0 mcsx5_0 59 49 41 l4 p43 g k sin15_0 rto13_0 (ppg12_0) tioa3_0 int04_0 mcsx4_0 60 50 42 m4 p44 g i sot15_0 (sda15_0) rto14_0 (ppg14_0) tioa4_0 mcsx3_0 61 51 43 n4 p45 g i sck15_0 (scl15_0) rto15_0 (ppg14_0) tioa5_0 mcsx2_0 62 52 44 p2 c - - 63 53 45 p3 vss - - 64 54 46 p4 vcc - - 65 - - - p4a e k sin12_1 ain0_1 int04_2 66 - - - p4b e i sot12_1 (sda12_1) bin0_1 67 - - - p4c e i sck12_1 (scl12_1) zin0_1 68 - - - p4d e k scs72_1 rx2_2 int05_2
document number: 002 - 05032 rev.*a page 22 of 191 s6e2c 1 series pin n umber pin name i/o circuit type pin s tate type lq q 216 lqp 176 lq s 144 lbe192 69 - - - p4e e i scs73_1 tx2_2 70 55 47 l5 p7d l q sck1_1 (scl1_1) rx2_0 dtti1x_0 int05_0 wkup2 mcsx1_0 71 56 48 m5 p7e l i adtg_7 tx2_0 frck1_0 mcsx0_0 72 57 49 n5 initx b c 73 58 50 p5 p46 p s x0a 74 59 51 p6 p47 q t x1a 75 60 52 p8 vbat - - 76 61 53 n6 p48 o u vregctl 77 62 54 m6 p49 o u vwakeup 78 63 - k5 pf0 e k scs63_0 rx2_1 frck1_1 tioa15_1 int22_1 79 64 - k6 pf1 e k scs62_0 tx2_1 tiob15_1 int23_1 80 65 55 l6 p70 i k adtg_8 sin1_1 int06_0 mrdy_0 81 66 56 j6 p71 e i sot1_1 (sda1_1) mad00_0 82 67 57 l8 p72 e k sin9_0 tiob0_0 int07_0 mad01_0 83 68 58 k8 p73 e i sot9_0 (sda9_0) tiob1_0 mad02_0
document number: 002 - 05032 rev.*a page 23 of 191 s6e2c 1 series pin n umber pin name i/o circuit type pin s tate type lq q 216 lqp 176 lq s 144 lbe192 84 69 59 j8 p74 e i sck9_0 (scl9_0) tiob2_0 mad03_0 85 70 - n8 pf2 l i rto10_1 (ppg10_1) tioa6_1 mrasx_0 86 71 - m8 pf3 l k rto11_1 (ppg10_1) tiob6_1 int05_1 mcasx_0 87 72 - n9 pf4 l k rto12_1 (ppg12_1) tioa7_1 int06_1 msdwex_0 88 73 - p9 pf5 l k rto13_1 (ppg12_1) tiob7_1 int07_1 mcsx8_0 89 74 - m9 pf6 l k rto14_1 (ppg14_1) tioa14_1 int20_1 msdcke_0 90 75 - l9 pf7 l k rto15_1 (ppg14_1) tiob14_1 int21_1 msdclk_0 91 76 60 k9 p75 e k sin8_0 tiob3_0 ain1_0 int20_0 mad04_0 92 77 61 p10 p76 e i sot8_0 (sda8_0) tiob4_0 bin1_0 mad05_0
document number: 002 - 05032 rev.*a page 24 of 191 s6e2c 1 series pin n umber pin name i/o circuit type pin s tate type lq q 216 lqp 176 lq s 144 lbe192 93 78 62 n10 p77 e i sck8_0 (scl8_0) tiob5_0 zin1_0 mad06_0 94 - - - pf8 e i scs70_1 dtti1x_1 ain1_1 95 - - - pf9 e i scs71_1 ic10_1 bin1_1 96 79 63 l10 p78 e k sin6_0 ic10_0 int21_0 mad07_0 97 80 64 k10 p79 l i sot6_0 (sda6_0) ic11_0 mad08_0 98 81 65 m10 p7a l i sck6_0 (scl6_0) ic12_0 mad09_0 99 82 66 n11 p7b r j da1 scs60_0 ic13_0 int22_0 100 83 67 m11 p7c r j da0 scs61_0 int04_1 101 - - - pfa e i sck7_1 (scl7_1) ic11_1 zin1_1 102 - - - pfb e k sot7_1 (sda7_1) ic12_1 int07_2 103 - - - pfc e k sin7_1 ic13_1 int06_2 104 84 68 n13 pe0 c e md1 105 85 69 n12 md0 j d
document number: 002 - 05032 rev.*a page 25 of 191 s6e2c 1 series pin n umber pin name i/o circuit type pin s tate type lq q 216 lqp 176 lq s 144 lbe192 106 86 70 p12 pe2 a a x0 107 87 71 p13 pe3 a b x1 108 88 72 n14 vss - - 109 89 73 m14 vcc - - 110 90 74 m13 avcc - - 111 91 75 m12 avss - - 112 92 76 l13 avrl - - 113 93 77 l12 avrh - - 114 94 78 l11 p10 f m an00 sin10_0 tioa0_2 ain0_2 int08_0 115 95 79 k13 p11 f l an01 sot10_0 (sda10_0) tiob0_2 bin0_2 116 96 80 k12 p12 f l an02 sck10_0 (scl10_0) tioa1_2 zin0_2 117 97 81 k14 p13 f m an03 sin6_1 rx1_1 int25_1 118 98 82 k11 p14 f l an04 sot6_1 (sda6_1) tx1_1 119 - - - pb8 e o adtg_6 scs63_1 int08_2 traced8 120 - - - pb9 e o sin9_1 ain2_2 int09_2 traced9 121 - - - pba e n sot9_1 (sda9_1) bin2_2 traced10
document number: 002 - 05032 rev.*a page 26 of 191 s6e2c 1 series pin n umber pin name i/o circuit type pin s tate type lq q 216 lqp 176 lq s 144 lbe192 122 - - - pbb e n sck9_1 (scl9_1) zin2_2 traced11 123 99 83 j13 p15 f m an05 sin11_0 tiob1_2 ain1_2 int09_0 124 100 84 j12 p16 f l an06 sot11_0 (sda11_0) tioa2_2 bin1_2 125 101 85 j11 p17 f l an07 sck11_0 (scl11_0) tiob2_2 zin1_2 126 102 - j10 pb0 f l an16 sck6_1 (scl6_1) tioa9_1 127 103 - j9 pb1 f m an17 scs60_1 tiob9_1 int08_1 128 104 - h10 pb2 f m an18 scs61_1 tioa10_1 int09_1 129 105 - j14 pb3 f l an19 scs62_1 tiob10_1 130 106 86 h9 p18 f m an08 sin2_0 tioa3_2 int10_0 131 107 87 h12 p19 f o an09 sot2_0 (sda2_0) tiob3_2 int24_1 traceclk
document number: 002 - 05032 rev.*a page 27 of 191 s6e2c 1 series pin n umber pin name i/o circuit type pin s tate type lq q 216 lqp 176 lq s 144 lbe192 132 108 88 h14 p1a f n an10 sck2_0 (scl2_0) tioa4_2 traced0 133 109 89 g14 p1b f o an11 sin12_0 tiob4_2 int11_0 traced1 134 110 90 h13 p1c f n an12 sot12_0 (sda12_0) tioa5_2 traced2 135 111 91 h11 p1d f n an13 sck12_0 (scl12_0) tiob5_2 traced3 136 - - - vss - - 137 - - - vcc - - 138 112 - g13 pb4 f o an20 sin8_1 tioa11_1 int10_1 traced4 139 113 - f14 pb5 f o an21 sot8_1 (sda8_1) tiob11_1 int11_1 traced5 140 114 - g12 pb6 f n an22 sck8_1 (scl8_1) tioa12_1 traced6 141 115 - g11 pb7 f n an23 tiob12_1 traced7 142 116 92 g10 p1e f m an14 tioa8_1 int26_1 mad10_0
document number: 002 - 05032 rev.*a page 28 of 191 s6e2c 1 series pin n umber pin name i/o circuit type pin s tate type lq q 216 lqp 176 lq s 144 lbe192 143 117 93 g9 p1f f m an15 rts5_0 tiob8_1 int27_1 mad11_0 144 118 94 f10 p2a f l an24 cts5_0 mad12_0 145 119 95 f11 p29 f l an25 sck5_0 (scl5_0) mad13_0 146 120 96 f12 p28 f l an26 sot5_0 (sda5_0) mad14_0 147 121 97 f13 p27 f m an27 sin5_0 int24_0 mad15_0 148 - - - pbc e n tx1_2 traced12 149 - - - pbd e o sck0_1 (scl0_1) rx1_2 ain3_2 int10_2 traced13 150 - - - pbe e n sot0_1 (sda0_1) bin3_2 traced14 151 - - - pbf e o sin0_1 zin3_2 int11_2 traced15 152 122 98 e10 p26 e i tx1_0 mad16_0 153 123 99 e11 p25 f m an28 rx1_0 int25_0 mad17_0
document number: 002 - 05032 rev.*a page 29 of 191 s6e2c 1 series pin n umber pin name i/o circuit type pin s tate type lq q 216 lqp 176 lq s 144 lbe192 154 124 100 e12 p24 f l an29 tioa13_1 mad18_0 155 125 101 e13 p23 f l uhconx1 an30 sck0_0 (scl0_0) tiob13_1 156 126 102 d12 p22 f m an31 sot0_0 (sda0_0) int26_0 157 127 103 d13 p21 i k adtg_4 sin0_0 int27_0 crout_0 158 128 104 c13 p20 i f nmix wkup0 159 129 105 e14 usbvcc1 - - 160 130 106 d14 p82 h r udm1 161 131 107 c14 p83 h r udp1 162 132 108 b14 vss - - 163 133 109 a13 vcc - - 164 134 110 b13 p00 e g trstx 165 135 111 a12 p01 e g tck swclk 166 136 112 c12 p02 e g tdi 167 137 113 b12 p03 e g tms swdio 168 138 114 b11 p04 e g tdo swo 169 139 - c11 p90 s k int12_1 q_io3_0 170 140 - d11 p91 s k sin5_1 int13_1 q_io2_0 171 141 - b10 p92 s k sot5_1 (sda5_1) int14_1 q_io1_0
document number: 002 - 05032 rev.*a page 30 of 191 s6e2c 1 series pin n umber pin name i/o circuit type pin s tate type lq q 216 lqp 176 lq s 144 lbe192 172 142 - c10 p93 s k sck5_1 (scl5_1) int15_1 q_io0_0 173 143 - d10 p94 s i cts5_1 q_sck_0 174 144 - b9 p95 s i rts5_1 q_cs0_0 175 - - - p96 s k rx0_2 int12_2 q_cs1_0 176 - - - p97 s k tx0_2 int13_2 q_cs2_0 177 145 115 c9 pc0 k i 178 146 116 b8 pc1 k i tiob6_0 179 147 117 d9 pc2 k i tioa6_0 180 148 118 e9 pc3 k i tiob7_0 181 149 119 f9 pc4 k i tioa7_0 182 150 120 c8 pc5 k i tiob14_0 183 151 121 d8 pc6 k i tioa14_0 184 152 122 e8 pc7 e k int13_0 crout_1 185 153 123 a10 pc8 k i 186 154 124 f8 pc9 k i tiob15_0 187 155 125 b7 pca k i tioa15_0 188 156 126 a9 ethvcc - - 189 157 127 a8 vss - - 190 158 128 a7 pcb l k int28_0 191 159 129 c7 pcc k i 192 160 130 a6 pcd l k sot4_1 (sda4_1) int14_0 193 161 131 d7 pce l k sin4_1 int15_0
document number: 002 - 05032 rev.*a page 31 of 191 s6e2c 1 series pin n umber pin name i/o circuit type pin s tate type lq q 216 lqp 176 lq s 144 lbe192 194 162 132 e7 pcf l k rts4_1 int12_0 195 163 133 f7 pd0 l k int30_1 196 164 134 b6 pd1 l k int31_1 197 165 135 c6 pd2 l i cts4_1 frck2_1 198 166 136 d6 p6e e k adtg_5 sck4_1 (scl4_1) ic23_1 int29_0 199 - - - p6d e i sck14_1 (scl14_1) ic22_1 tiob6_2 200 - - - p6c e i sot14_1 (sda14_1) ic21_1 tioa6_2 201 - - - p6b e k sin14_1 ic20_1 tiob7_2 int14_2 202 - - - p6a e i dtti2x_1 tioa7_2 203 - - - p69 e i rto20_1 (ppg20_1) tiob14_2 204 - - - p68 e i sck13_1 (scl13_0) rto21_1 (ppg20_1) tioa14_2 205 - - - p67 e i sot13_1 (sda13_1) rto22_1 (ppg22_1) tiob15_2 206 - - - p66 e k sin13_1 rto23_1 (ppg22_1) tioa15_2 int15_2
document number: 002 - 05032 rev.*a page 32 of 191 s6e2c 1 series pin n umber pin name i/o circuit type pin s tate type lq q 216 lqp 176 lq s 144 lbe192 207 167 - e6 p65 e k rto24_1 (ppg24_1) int28_1 208 168 - b5 p64 i k cts4_0 rto25_1 (ppg24_1) int29_1 209 169 137 c5 p63 l k adtg_3 rts4_0 int30_0 moex_0 210 170 138 b4 p62 l i sck4_0 (scl4_0) mwex_0 211 171 139 c4 p61 l i uhconx0 sot4_0 (sda4_0) male_0 rtcco_0 subout_0 212 172 140 b3 p60 i q sin4_0 int31_0 wkup3 213 173 141 a4 usbvcc0 - - 214 174 142 a3 p80 h r udm0 215 175 143 a2 p81 h r udp0 216 176 144 b1 vss - - - - - e1 - - - - - g1 - - - - - p7 - - - - - p11 - - - - - l14 - - - - - a11 - - - - - a5 - - - - - n7 - - - - - m7 - - - - - l7 - - - - - k7 - - - - - j7 - - -- - - g7 - - - - - h7 - - - - - h8 - - - - - g8 - -
document number: 002 - 05032 rev.*a page 33 of 191 s6e2c 1 series signal description s the number after the underscore ("_") in pin names such as xxx_1 and xxx_2 indicates the relocated port number. for these pins, there are multiple pins that provide the same function for the same channel. use the extended port function register (epfr) to select the pin. module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 a/d converter adtg_ 0 a/d converter external trigger input pin 24 19 16 f6 adtg_ 1 32 23 20 g5 adtg_ 2 44 34 29 j3 adtg_ 3 209 169 137 c5 adtg_ 4 157 127 103 d13 adtg_ 5 198 166 136 d6 adtg_ 6 119 - - - adtg_ 7 71 56 48 m5 adtg_ 8 80 65 55 l6 an00 a/d converter analog input pin. anxx describes a/d converter ch xx. 114 94 78 l11 an01 115 95 79 k13 an02 116 96 80 k12 an03 117 97 81 k14 an04 118 98 82 k11 an05 123 99 83 j13 an06 124 100 84 j12 an07 125 101 85 j11 an08 130 106 86 h9 an09 131 107 87 h12 an10 132 108 88 h14 an11 133 109 89 g14 an12 134 110 90 h13 an13 135 111 91 h11 an14 142 116 92 g10 an15 143 117 93 g9 an16 126 102 - j10 an17 127 103 - j9 an18 128 104 - h10 an19 129 105 - j14 an20 138 112 - g13 an21 139 113 - f14 an22 140 114 - g12 an23 141 115 - g11 an24 144 118 94 f10 an25 145 119 95 f11 an26 146 120 96 f12 an27 147 121 97 f13 an28 153 123 99 e11 an29 154 124 100 e12 an30 155 125 101 e13 an31 156 126 102 d12
document number: 002 - 05032 rev.*a page 34 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 base timer 0 tioa0_0 base timer ch 0 tioa pin 56 46 38 n2 tioa0_1 45 35 30 j2 tioa0_ 2 114 94 78 l11 tiob0_0 base timer ch 0 tiob pin 82 67 57 l8 tiob0_1 21 - - - tiob0_ 2 115 95 79 k13 base timer 1 tioa1_0 base timer ch 1 tioa pin 57 47 39 n3 tioa1_1 46 36 31 k1 tioa1_ 2 116 96 80 k12 tiob1_0 base timer ch 1 tiob pin 83 68 58 k8 tiob1_1 22 - - - tiob1_ 2 123 99 83 j13 base timer 2 tioa2_0 base timer ch 2 tioa pin 58 48 40 m3 tioa2_1 47 37 32 k2 tioa2_2 124 100 84 j12 tiob2_0 base timer ch 2 tiob pin 84 69 59 j8 tiob2_ 1 26 - - - tiob2_2 125 101 85 j11 base timer 3 tioa 3 _0 base timer ch 3 tioa pin 59 49 41 l4 tioa 3 _1 48 38 33 k3 tioa 3 _2 130 106 86 h9 tiob 3 _0 base timer ch 3 tiob pin 91 76 60 k9 tiob 3 _ 1 27 - - - tiob 3 _2 131 107 87 h12 base timer 4 tioa 4 _0 base timer ch 4 tioa pin 60 50 42 m4 tioa 4 _1 49 39 34 k4 tioa 4 _2 132 108 88 h14 tiob 4 _0 base timer ch 4 tiob pin 92 77 61 p10 tiob 4 _ 1 28 - - - tiob 4 _2 133 109 89 g14 base timer 5 tioa 5 _0 base timer ch 5 tioa pin 61 51 43 n4 tioa 5 _1 50 40 35 l1 tioa 5 _2 134 110 90 h13 tiob 5 _0 base timer ch 5 tiob pin 93 78 62 n10 tiob 5 _ 1 29 - - - tiob 5 _2 135 111 91 h11 base timer 6 tioa 6 _0 base timer ch 6 tioa pin 179 147 117 d9 tioa 6 _1 85 70 - n8 tioa 6 _2 200 - - - tiob 6 _0 base timer ch 6 tiob pin 178 146 116 b8 tiob 6 _ 1 86 71 - m8 tiob 6 _2 199 - - -
document number: 002 - 05032 rev.*a page 35 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 base timer 7 tioa 7 _0 base timer ch 7 tioa pin 181 149 119 f9 tioa 7 _1 87 72 - n9 tioa 7 _2 202 - - - tiob 7 _0 base timer ch 7 tiob pin 180 148 118 e9 tiob 7 _ 1 88 73 - p9 tiob 7 _2 201 - - - base timer 8 tioa 8 _0 base timer ch 8 tioa pin 2 2 2 b2 tioa 8 _1 142 116 92 g10 tioa 8 _2 10 10 - e2 tiob 8 _0 base timer ch 8 tiob pin 18 17 14 f4 tiob 8 _ 1 143 117 93 g9 tiob 8 _2 11 11 - e3 base timer 9 tioa 9 _0 base timer ch 9 tioa pin 3 3 3 c2 tioa 9 _1 126 102 - j10 tioa 9 _2 12 12 - e4 tiob 9 _0 base timer ch 9 tiob pin 23 18 15 f5 tiob 9 _ 1 127 103 - j9 tiob 9 _2 13 - - - base timer 10 tioa 10 _0 base timer ch 10 tioa pin 4 4 4 c3 tioa 10 _1 128 104 - h10 tioa 10 _2 19 - - - tiob 10 _0 base timer ch 10 tiob pin 24 19 16 f6 tiob 10 _ 1 129 105 - j14 tiob 10 _2 20 - - - base timer 11 tioa 11 _0 base timer ch 11 tioa pin 5 5 5 d5 tioa 11 _1 138 112 - g13 tioa 11 _2 33 - - - tiob 11 _0 base timer ch 11 tiob pin 25 20 17 g2 tiob 11 _ 1 139 113 - f14 tiob 11 _2 51 41 - l2 base timer 12 tioa 12 _0 base timer ch 12 tioa pin 6 6 6 d2 tioa 12 _1 140 114 - g12 tioa 12 _2 52 42 - l3 tiob 12 _0 base timer ch 12 tiob pin 30 21 18 g3 tiob 12 _ 1 141 115 - g11 tiob 12 _2 53 43 - m2
document number: 002 - 05032 rev.*a page 36 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 base timer 13 tioa 13 _0 base timer ch 13 tioa pin 7 7 7 d1 tioa 13 _1 154 124 100 e12 tioa 13 _2 34 24 - g6 tiob 13 _0 base timer ch 13 tiob pin 31 22 19 g4 tiob 13 _ 1 155 125 101 e13 tiob 13 _2 35 25 - h4 base timer 14 tioa 14 _0 base timer ch 14 tioa pin 183 151 121 d8 tioa 14 _1 89 74 - m9 tioa 14 _2 204 - - - tiob 14 _0 base timer ch 14 tiob pin 182 150 120 c8 tiob 14 _ 1 90 75 - l9 tiob 14 _2 203 - - - base timer 15 tioa 15 _0 base timer ch 15 tioa pin 187 155 125 b7 tioa 15 _1 78 63 - k5 tioa 15 _2 206 - - - tiob 15 _0 base timer ch 15 tiob pin 186 154 124 f8 tiob 15 _ 1 79 64 - k6 tiob 15 _2 205 - - -
document number: 002 - 05032 rev.*a page 37 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 debugger swclk serial wire debug interface clock input pin 165 135 111 a12 swdio serial wire debug interface data input / output pin 167 137 113 b12 swo serial wire viewer output pin 168 138 114 b11 tck jtag test clock input pin 165 135 111 a12 tdi jtag test data input pin 166 136 112 c12 tdo jtag debug data output pin 168 138 114 b11 tms jtag test mode state input/output pin 167 137 113 b12 traceclk trace clk output pin of etm /htm 131 107 87 h12 traced0 trace data output pin of etm / trace data output pin of h tm 132 108 88 h14 traced1 133 109 89 g14 traced2 134 110 90 h13 traced3 135 111 91 h11 traced4 trace data output pin of htm 138 112 - g13 traced5 139 113 - f14 traced6 140 114 - g12 traced7 141 115 - g11 traced8 119 - - - traced9 120 - - - traced10 121 - - - traced11 122 - - - traced12 148 - - - traced13 149 - - - traced14 150 - - - traced15 151 - - - trstx jtag test reset input pin 164 134 110 b13
document number: 002 - 05032 rev.*a page 38 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 external bus mad00_0 external bus interface address bus 81 66 56 j6 mad01_0 82 67 57 l8 mad02_0 83 68 58 k8 mad03_0 84 69 59 j8 mad04_0 91 76 60 k9 mad05_0 92 77 61 p10 mad06_0 93 78 62 n10 mad07_0 96 79 63 l10 mad08_0 97 80 64 k10 mad09_0 98 81 65 m10 mad10_0 142 116 92 g10 mad11_0 143 117 93 g9 mad12_0 144 118 94 f10 mad13_0 145 119 95 f11 mad14_0 146 120 96 f12 mad15_0 147 121 97 f13 mad16_0 152 122 98 e10 mad17_0 153 123 99 e11 mad18_0 154 124 100 e12 mad19_0 50 40 35 l1 mad20_0 49 39 34 k4 mad21_0 48 38 33 k3 mad22_0 47 37 32 k2 mad23_0 46 36 31 k1 mad24_0 45 35 30 j2 mcsx0_0 external bus interface chip select output pin 71 56 48 m5 mcsx1_0 70 55 47 l5 mcsx2_0 61 51 43 n4 mcsx3_0 60 50 42 m4 mcsx4_0 59 49 41 l4 mcsx5_0 58 48 40 m3 mcsx6_0 57 47 39 n3 mcsx7_0 56 46 38 n2 mcsx8_0 88 73 - p9
document number: 002 - 05032 rev.*a page 39 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 external bus madata00_0 external bus interface data bus ( address / data multiplex bus) 2 2 2 b2 madata01_0 3 3 3 c2 madata02_0 4 4 4 c3 madata03_0 5 5 5 d5 madata04_0 6 6 6 d2 madata05_0 7 7 7 d1 madata06_0 8 8 8 d3 madata07_0 9 9 9 d4 madata08_0 14 13 10 e5 madata09_0 15 14 11 f1 madata10_0 16 15 12 f2 madata11_0 17 16 13 f3 madata12_0 18 17 14 f4 madata13_0 23 18 15 f5 madata14_0 24 19 16 f6 madata15_0 25 20 17 g2 madata16_0 10 - - - madata17_0 11 - - - madata18_0 12 - - - madata19_0 13 - - - madata20_0 19 - - - madata21_0 20 - - - madata22_0 21 - - - madata23_0 22 - - - madata24_0 26 - - - madata25_0 27 - - - madata26_0 28 - - - madata27_0 29 - - - madata28_0 33 - - - madata29_0 51 - - - madata30_0 52 - - - madata31_0 53 - - - mdqm0_0 external bus interface byte mask signal output pin 30 21 18 g3 mdqm1_0 31 22 19 g4 mdqm2_0 34 - - - mdqm3_0 35 - - - male_0 external bus interfac e address latch enable output signal for multiplex 211 171 139 c4 mrdy_0 external bus interface external rdy input signal 80 65 55 l6 mclkout_0 external bus clock signal 32 23 20 g5
document number: 002 - 05032 rev.*a page 40 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 external bus mnale_0 external bus interface ale signal to control nand flash output pin 47 37 32 k2 mncle_0 external bus interface cle signal to control nand flash output pin 48 38 33 k3 mnrex_0 external bus interface read enable signal to control nand flash 50 40 35 l1 mnwex_0 external bus interface write enable signal to control nand flash 49 39 34 k4 moex_0 external bus interface read enable signal for sram 209 169 137 c5 mwex_0 external bus interface write enable signal for sram 210 170 138 b4 msdclk_0 sdram interface sdram clock output pin 90 75 - l9 msdcke_0 sdram interface sdram clock enable pin 89 74 - m9 mrasx_0 sdram interface sdram column active strobe pin 85 70 - n8 mcasx_0 sdram interface sdram row active strobe pin 86 71 - m8 msdwex_0 sdram interface sdram write enable pin 87 72 - n9 external interrupt int00_0 external interrupt request 00 input pin 2 2 2 b2 int00_1 38 28 23 h3 int00_ 2 19 - - - int01_0 external interrupt request 01 input pin 7 7 7 d1 int01_1 41 31 26 h6 int01_ 2 51 41 - l2 int02_0 external interrupt request 02 input pin 14 13 10 e5 int02_1 42 32 27 j5 int02_ 2 26 - - - int03_0 external interrupt request 03 input pin 17 16 13 f3 int03_1 43 33 28 j4 int03_ 2 34 24 - g6 int04_0 external interrupt request 04 input pin 59 49 41 l4 int04_1 100 83 67 m11 int04_ 2 65 - - - int05_0 external interrupt request 05 input pin 70 55 47 l5 int05_1 86 71 - m8 int05_ 2 68 - - -
document number: 002 - 05032 rev.*a page 41 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 external interrupt int06_0 external interrupt request 06 input pin 80 65 55 l6 int06_1 87 72 - n9 int06_ 2 103 - - - int 07 _0 external interrupt request 07 input pin 82 67 57 l8 int 07 _1 88 73 - p9 int 07 _ 2 102 - - - int 08 _0 external interrupt request 08 input pin 114 94 78 l11 int 08 _1 127 103 - j9 int 08 _ 2 119 - - - int 09 _0 external interrupt request 09 input pin 123 99 83 j13 int 09 _1 128 104 - h10 int 09 _ 2 120 - - - int 10 _0 external interrupt request 10 input pin 130 106 86 h9 int1 0 _1 138 112 - g13 int1 0 _ 2 149 - - - int1 1 _0 external interrupt request 11 input pin 133 109 89 g14 int1 1 _1 139 113 - f14 int1 1 _ 2 151 - - - int1 2 _0 external interrupt request 12 input pin 194 162 132 e7 int1 2 _1 169 139 - c11 int1 2 _ 2 175 - - - int1 3 _0 external interrupt request 13 input pin 184 152 122 e8 int1 3 _1 170 140 - d11 int1 3 _ 2 176 - - - int1 4 _0 external interrupt request 14 input pin 192 160 130 a6 int1 4 _1 171 141 - b10 int1 4 _ 2 201 - - - int1 5 _0 external interrupt request 15 input pin 193 161 131 d7 int15_1 172 142 - c10 int15_ 2 206 - - - int1 6 _0 external interrupt request 16 input pin 25 20 17 g2 int1 6 _1 45 35 30 j2 int1 7 _0 external interrupt request 17 input pin 30 21 18 g3 int1 7 _1 46 36 31 k1 int1 8 _0 external interrupt request 18 input pin 31 22 19 g4 int1 8 _1 47 37 32 k2 int1 9 _0 external interrupt request 19 input pin 36 26 21 h2 int1 9 _1 48 38 33 k3 int 20 _0 external interrupt request 20 input pin 91 76 60 k9 int 20 _1 89 74 - m9
document number: 002 - 05032 rev.*a page 42 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 external interrupt int 21 _0 external interrupt request 21 input pin 96 79 63 l10 int 21 _1 90 75 - l9 int 22 _0 external interrupt request 22 input pin 99 82 66 n11 int 22 _1 78 63 - k5 int 23 _0 external interrupt request 23 input pin 56 46 38 n2 int 23 _1 79 64 - k6 int 24 _0 external interrupt request 24 input pin 147 121 97 f13 int 24 _1 131 107 87 h12 int 25 _0 external interrupt request 25 input pin 153 123 99 e11 int 2 5_1 117 97 81 k14 int 26 _0 external interrupt request 26 input pin 156 126 102 d12 int 26 _1 142 116 92 g10 int 27 _0 external interrupt request 27 input pin 157 127 103 d13 int 27 _1 143 117 93 g9 int 28 _0 external interrupt request 28 input pin 190 158 128 a7 int 28 _1 207 167 - e6 int 29 _0 external interrupt request 29 input pin 198 166 136 d6 int 29 _1 208 168 - b5 int 30 _0 external interrupt request 30 input pin 209 169 137 c5 int 30 _1 195 163 133 f7 int 31 _0 external interrupt request 31 input pin 212 172 140 b3 int 31 _1 196 164 134 b6 nmix non - maskable interrup t input pin 158 128 104 c13
document number: 002 - 05032 rev.*a page 43 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 gpio p00 general - purpose i/o port 0 164 134 110 b13 p01 165 135 111 a12 p02 166 136 112 c12 p03 167 137 113 b12 p04 168 138 114 b11 p08 30 21 18 g3 p09 31 22 19 g4 p0 a 32 23 20 g5 p10 general - purpose i/o port 1 114 94 78 l11 p11 115 95 79 k13 p12 116 96 80 k12 p13 117 97 81 k14 p14 118 98 82 k11 p15 123 99 83 j13 p16 124 100 84 j12 p17 125 101 85 j11 p18 130 106 86 h9 p19 131 107 87 h12 p1a 132 108 88 h14 p1b 133 109 89 g14 p1c 134 110 90 h13 p1d 135 111 91 h11 p1e 142 116 92 g10 p1f 143 117 93 g9 p2 0 general - purpose i/o port 2 158 128 104 c13 p21 157 127 103 d13 p22 156 126 102 d12 p23 155 125 101 e13 p24 154 124 100 e12 p25 153 123 99 e11 p26 152 122 98 e10 p27 147 121 97 f13 p28 146 120 96 f12 p29 145 119 95 f11 p2a 144 118 94 f10
document number: 002 - 05032 rev.*a page 44 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 gpio p3 0 general - purpose i/o port 3 34 24 - g6 p31 35 25 - h4 p32 36 26 21 h2 p33 37 27 22 j1 p34 38 28 23 h3 p35 41 31 26 h6 p36 42 32 27 j5 p37 43 33 28 j4 p38 44 34 29 j3 p39 45 35 30 j2 p3a 46 36 31 k1 p3b 47 37 32 k2 p3c 48 38 33 k3 p3d 49 39 34 k4 p3e 50 40 35 l1 p4 0 general - purpose i/o port 4 56 46 38 n2 p4 1 57 47 39 n3 p42 58 48 40 m3 p43 59 49 41 l4 p44 60 50 42 m4 p45 61 51 43 n4 p46 73 58 50 p5 p47 74 59 51 p6 p48 76 61 53 n6 p49 77 62 54 m6 p4a 65 - - - p4b 66 - - - p4c 67 - - - p4d 68 - - - p4e 69 - - -
document number: 002 - 05032 rev.*a page 45 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 gpio p50 general - purpose i/o port 5 10 10 - e2 p51 11 11 - e3 p52 12 12 - e4 p53 13 - - - p54 19 - - - p55 20 - - - p56 21 - - - p57 22 - - - p58 26 - - - p59 27 - - - p5a 28 - - - p5b 29 - - - p5c 33 - - - p5d 51 41 - l2 p5e 52 42 - l3 p5f 53 43 - m2 p60 general - purpose i/o port 6 212 172 140 b3 p61 211 171 139 c4 p62 210 170 138 b4 p63 209 169 137 c5 p64 208 168 - b5 p65 207 167 - e6 p66 206 - - - p67 205 - - - p68 204 - - - p69 203 - - - p6a 202 - - - p6b 201 - - - p6c 200 - - - p6d 199 - - - p6e 198 166 136 d6
document number: 002 - 05032 rev.*a page 46 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 gpio p 7 0 general - purpose i/o port 7 80 65 55 l6 p 7 1 81 66 56 j6 p72 82 67 57 l8 p73 83 68 58 k8 p74 84 69 59 j8 p75 91 76 60 k9 p76 92 77 61 p10 p77 93 78 62 n10 p78 96 79 63 l10 p79 97 80 64 k10 p7a 98 81 65 m10 p7b 99 82 66 n11 p7c 100 83 67 m11 p7d 70 55 47 l5 p7e 71 56 48 m5 p80 general - purpose i/o port 8 214 174 142 a3 p81 215 175 143 a2 p82 160 130 106 d14 p83 161 131 107 c14 p 9 0 general - purpose i/o port 9 169 139 - c11 p 9 1 170 140 - d11 p 9 2 171 141 - b10 p93 172 142 - c10 p94 173 143 - d10 p95 174 144 - b9 p96 175 - - - p97 176 - - -
document number: 002 - 05032 rev.*a page 47 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 gpio p a 0 general - purpose i/o port a 2 2 2 b2 p a 1 3 3 3 c2 p a 2 4 4 4 c3 pa3 5 5 5 d5 pa4 6 6 6 d2 pa5 7 7 7 d1 pa6 8 8 8 d3 pa7 9 9 9 d4 pa8 14 13 10 e5 pa9 15 14 11 f1 paa 16 15 12 f2 pab 17 16 13 f3 pac 18 17 14 f4 pad 23 18 15 f5 pae 24 19 16 f6 paf 25 20 17 g2 p b 0 general - purpose i/o port b 126 102 - j10 p b 1 127 103 - j9 p b 2 128 104 - h10 pb3 129 105 - j14 pb4 138 112 - g13 pb5 139 113 - f14 pb6 140 114 - g12 pb7 141 115 - g11 pb8 119 - - - pb9 120 - - - pba 121 - - - pbb 122 - - - pbc 148 - - - pbd 149 - - - pbe 150 - - - pbf 151 - - -
document number: 002 - 05032 rev.*a page 48 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 gpio p c 0 general - purpose i/o port c 177 145 115 c9 p c 1 178 146 116 b8 p c 2 179 147 117 d9 pc3 180 148 118 e9 pc4 181 149 119 f9 pc5 182 150 120 c8 pc6 183 151 121 d8 pc7 184 152 122 e8 pc8 185 153 123 a10 pc9 186 154 124 f8 pca 187 155 125 b7 pcb 190 158 128 a7 pcc 191 159 129 c7 pcd 192 160 130 a6 pce 193 161 131 d7 pcf 194 162 132 e7 p d 0 general - purpose i/o port d 195 163 133 f7 p d 1 196 164 134 b6 p d 2 197 165 135 c6 pe0 general - purpose i/o port e 104 84 68 n13 pe2 106 86 70 p12 pe3 107 87 71 p13 p f 0 general - purpose i/o port f 78 63 - k5 p f1 79 64 - k6 pf2 85 70 - n8 pf3 86 71 - m8 pf4 87 72 - n9 pf5 88 73 - p9 pf6 89 74 - m9 pf7 90 75 - l9 pf8 94 - - - pf9 95 - - - pfa 101 - - - pfb 102 - - - p fc 103 - - -
document number: 002 - 05032 rev.*a page 49 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 multi - function serial 0 sin0_0 multi - function serial i nterface ch 0 input pin 157 127 103 d13 sin0_1 151 - - - sot0_0 (sda0_0) multi - function serial i nterface ch 0 output pin this pin operates as sot0 when it is used in a uart/csio/lin (operation modes 0 to 3) and as sda0 when it is used in an i 2 c (operation mode 4). 156 126 102 d12 sot0_1 (sda0_1) 150 - - - sck0_0 (scl0_0) multi - function serial interface ch 0 clock i/o pin this pin operates as sck0 when it is used in a csio (operation mode 2 ) and as scl0 when it is used in an i 2 c (operation mode 4) 155 125 101 e13 sck0_ 1 (scl0_ 1 ) 149 - - - multi - function serial 1 sin1_ 0 multi - function serial interface ch 1 input pin 7 7 7 d1 sin1_ 1 80 65 55 l6 sot1_ 0 (sda1_ 0 ) multi - function serial interface ch 1 output pin this pin operates as sot1 when it is used in a uart/csio/lin (operation modes 0 to 3) and as sda1 when it is used in an i 2 c (operation mode 4). 8 8 8 d3 sot1_ 1 (sda1_ 1 ) 81 66 56 j6 sck1_ 0 (scl1_ 0 ) multi - function serial interface ch 1 clock i/o pin this pin operates as sck1 when it is used in a csio (operation mode 2 ) and as scl1 when it is used in an i 2 c (operation mode 4). 9 9 9 d4 sck1_ 1 (scl1_ 1 ) 70 55 47 l5 multi - function serial 2 sin 2 _ 0 multi - function serial interface ch 2 input pin 130 106 86 h9 sin 2 _ 1 45 35 30 j2 sot 2 _ 0 (sda 2 _ 0 ) multi - function serial interface ch 2 output pin this pin operates as sot2 when it is used in a uart/csio/lin (operation modes 0 to 3) and as sda2 when it is used in an i 2 c (operation mode 4). 131 107 87 h12 sot 2 _ 1 (sda 2 _ 1 ) 46 36 31 k1 sck 2 _ 0 (scl 2 _ 0 ) multi - function serial interface ch 2 clock i/o p in this pin operates as sck2 when it is used in a csio (operation mode 2) and as scl2 when it is used in an i 2 c (operation mode 4). 132 108 88 h14 sck 2 _ 1 (scl 2 _ 1 ) 47 37 32 k2
document number: 002 - 05032 rev.*a page 50 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 multi - function serial 3 sin 3 _ 0 multi - function serial interface ch 3 input pin 25 20 17 g2 sin 3 _ 1 56 46 38 n2 sot 3 _ 0 (sda 3 _ 0 ) multi - function serial interface ch 3 output pin this pin operates as sot3 when it is used in a uart/csio/lin (operation modes 0 to 3) and as sda3 when it is used in an i 2 c (operation mode 4). 24 19 16 f6 sot 3 _ 1 (sda 3 _ 1 ) 57 47 39 n3 sck 3 _ 0 (scl 3 _ 0 ) multi - function serial interface ch 3 clock i/o pin this pin operates as sck3 when it is used in a csio (operation modes 2) and as scl3 when it is used in an i 2 c (operation mode 4). 23 18 15 f5 sck 3 _ 1 (scl 3 _ 1 ) 58 48 40 m3 multi - function serial 4 sin 4 _ 0 multi - function serial interface ch 4 input pin 212 172 140 b3 sin 4 _ 1 193 161 131 d7 sot 4 _ 0 (sda 4 _ 0 ) multi - function serial interface ch 4 output pin this pin operates as sot4 when it is used in a uart/csio/lin (operation modes 0 to 3) and as sda4 when it is used in an i 2 c (operation mode 4). 211 171 139 c4 sot 4 _ 1 (sda 4 _ 1 ) 192 160 130 a6 sck 4 _ 0 (scl 4 _ 0 ) multi - function serial interface ch 4 clock i/o pin this pin operates as sck4 when it is used in a csio (operation mode 2) and as scl4 when it is used in an i 2 c (operation mode 4). 210 170 138 b4 sck 4 _ 1 (scl 4 _ 1 ) 198 166 136 d6 cts4_0 multi - function serial interface ch 4 cts input pin 208 168 - b5 cts4_1 197 165 135 c6 rts4_0 multi - function serial interface ch 4 rts output pin 209 169 137 c5 rts4_1 194 162 132 e7
document number: 002 - 05032 rev.*a page 51 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 multi - function serial 5 sin 5 _ 0 multi - function serial interface ch 5 input pin 147 121 97 f13 sin 5 _ 1 170 140 - d11 sot 5 _ 0 (sda 5 _ 0 ) multi - function serial interface ch 5 output pin this pin operates as sot5 when it is used in a uart/csio/lin (operation modes 0 to 3) and as sda5 when it is used in an i 2 c (operation mode 4). 146 120 96 f12 sot 5 _ 1 (sda 5 _ 1 ) 171 141 - b10 sck 5 _ 0 (scl 5 _ 0 ) multi - function serial interface ch 5 clock i/o pin t his pin operates as sck5 when it is used in a csio (operation mode 2) and as scl5 when it is used in an i 2 c (operation mode 4). 145 119 95 f11 sck 5 _ 1 (scl 5 _ 1 ) 172 142 - c10 cts5_0 multi - function serial interface ch 5 cts input pin 144 118 94 f10 cts5_1 173 143 - d10 rts5_0 multi - function serial interface ch 5 rts output pin 143 117 93 g9 rts5_1 174 144 - b9 multi - function serial 6 sin 6 _0 multi - function serial interface ch 6 input pin 96 79 63 l10 sin 6 _1 117 97 81 k14 sot 6 _0 (sda 6 _0) multi - function serial interface ch 6 output pin this pin operates as sot6 when it is used in a uart/csio/lin (operation modes 0 to 3) and as sda6 when it is used in an i 2 c (operation mode 4). 97 80 64 k10 sot 6 _1 (sda 6 _1) 118 98 82 k11 sck 6 _0 (scl 6 _0) multi - function serial interface ch 6 clock i/o pin this pin operates as sck6 when it is used in a csio (operation mode 2) and as scl6 when it is used in an i 2 c (operation mode 4). 98 81 65 m10 sck 6 _1 (scl 6 _1) 126 102 - j10 scs 60 _ 0 multi - function serial interface ch 6 chip select 0 input/output pin 99 82 66 n11 scs 6 0_ 1 127 103 - j9 scs 61 _ 0 multi - function serial interface ch 6 chip select 1 input/output pin 100 83 67 m11 scs 61 _ 1 128 104 - h10 scs 62 _ 0 multi - function serial interface ch 6 chip select 2 input/output pin 79 64 - k6 scs 62 _ 1 129 105 - j14 scs 63 _ 0 multi - function serial interface ch 6 chip select 3 input/output pin 78 63 - k5 scs 63 _ 1 119 - - -
document number: 002 - 05032 rev.*a page 52 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 multi - function serial 7 sin 7 _0 multi - function serial interface ch 7 input pin 14 13 10 e5 sin 7 _1 103 - - - sot 7 _0 (sda 7 _0) multi - function serial interface ch 7 output pin this pin operates as sot7 when it is used in a uart/csio/lin (operation modes 0 to 3) and as sda7 when it is used in an i 2 c (operation mode 4). 15 14 11 f1 sot 7 _1 (sda 7 _1) 102 - - - sck 7 _0 (scl 7 _0) multi - function serial interface ch 7 clock i/o pin this pin operates as sck7 when it is used in a csio (operation mode 2) and as scl7 when it is used in an i 2 c (operation mode 4). 16 15 12 f2 sck 7 _1 (scl 7 _1) 101 - - - scs 70 _ 0 multi - function serial interface ch 7 chip select 0 input/output pin 17 16 13 f3 scs 7 0_ 1 94 - - - scs 71 _ 0 multi - function serial interface ch 7 chip select 1 input/output pin 18 17 14 f4 scs 71 _ 1 95 - - - scs 72 _ 0 multi - function serial interface ch 7 chip select 2 input/output pin 10 10 - e2 scs 72 _ 1 68 - - - scs 73 _ 0 multi - function serial interface ch 7 chip select 3 input/output pin 11 11 - e3 scs 73 _ 1 69 - - - multi - function serial 8 sin 8 _0 multi - function serial interface ch 8 input pin 91 76 60 k9 sin 8 _1 138 112 - g13 sot 8 _0 (sda 8 _0) multi - function serial interface ch 8 output pin this pin operates as sot 8 when it is used in a uart/csio/lin (operation modes 0 to 3) and as sda 8 when it is used in an i 2 c (operation mode 4). 92 77 61 p10 sot 8 _1 (sda 8 _1) 139 113 - f14 sck 8 _0 (scl 8 _0) multi - function serial interface ch 8 clock i/o pin this pin operates as sck 8 when it is used in a csio (operation mode 2) and as scl 8 when it is used in an i 2 c (operation mode 4). 93 78 62 n10 sck 8 _1 (scl 8 _1) 140 114 - g12 multi - function serial 9 sin 9 _0 multi - function serial interface ch 9 input pin 82 67 57 l8 sin 9 _1 120 - - - sot 9 _0 (sda 9 _0) multi - function serial interface ch 9 output pin this pin operates as sot 9 when it is used in a uart/csio/lin (ope ration modes 0 to 3) and as sda 9 when it is used in an i 2 c (operation mode 4). 83 68 58 k8 sot 9 _1 (sda 9 _1) 121 - - - sck 9 _0 (scl 9 _0) multi - function serial interface ch 9 clock i/o pin this pin operates as sck 9 when it is used in a csio (operation mode 2) and as scl 9 when it is used in an i 2 c (operation mode 4). 84 69 59 j8 sck 9 _1 (scl 9 _1) 122 - - -
document number: 002 - 05032 rev.*a page 53 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 multi - function serial 10 sin 10 _0 multi - function serial interface ch 10 input pin 114 94 78 l11 sin 10 _1 51 41 - l2 sot 10 _0 (sda 10 _0) multi - function serial interface ch 10 output pin this pin operates as sot 10 when it is used in a uart/csio/lin (ope ration modes 0 to 3) and as sda 10 when it is used in an i 2 c (operation mode 4). 115 95 79 k13 sot 10 _1 (sda 10 _1) 52 42 - l3 sck 10 _0 (scl 10 _0) multi - function serial interface ch 10 clock i/o pin this pin operates as sck 10 when it is used in a csio (operation mode 2) and as scl 10 when it is used in an i 2 c (operation mode 4). 116 96 80 k12 sck 10 _1 (scl 10 _1) 53 43 - m2 multi - function serial 11 sin 11 _0 multi - function serial interface ch 11 input pin 123 99 83 j13 sin 11 _1 26 - - - sot 11 _0 (sda 11 _0) multi - function serial interface ch 11 output pin this pin operates as sot1 1 when it is used in a uart/csio/lin (oper ation modes 0 to 3) and as sda1 1 when it is used in an i 2 c (operation mode 4). 124 100 84 j12 sot 11 _1 (sda 11 _1) 27 - - - sck 11 _0 (scl 11 _0) multi - function serial interface ch 11 clock i/o pin this pin operates as sck1 1 when it is used in a csio (operation mode 2) and as scl1 1 when it is used in an i 2 c (operation mode 4). 125 101 85 j11 sck 11 _1 (scl 11_ 1) 28 - - - multi - function serial 12 sin 12 _0 multi - function serial interface ch 12 input pin 133 109 89 g14 sin 12 _1 65 - - - sot 12 _0 (sda 12 _0) multi - function serial interface ch 12 output pin this pin operates as sot 12 when it is used in a uart/csio/lin (ope ration modes 0 to 3) and as sda 12 when it is used in an i 2 c (operation mode 4). 134 110 90 h13 sot 12 _1 (sda 12 _1) 66 - - - sck 12 _0 (scl 12 _0) multi - function serial interface ch 12 clock i/o pin this pin operates as sck 12 when it is used in a csio ( operation mode 2) and as scl 12 when it is used in an i 2 c (operation mode 4). 135 111 91 h11 sck 12 _1 (scl 12_ 1) 67 - - -
document number: 002 - 05032 rev.*a page 54 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 multi - function serial 13 sin 13 _0 multi - function serial interface ch 13 input pin 48 38 33 k3 sin 13 _1 206 - - - sot 13 _0 (sda 13 _0) multi - function serial interface ch 13 output pin this pin operates as sot1 3 when it is used in a uart/csio/lin (oper ation modes 0 to 3) and as sda1 3 when it is used in an i 2 c (operation mode 4). 49 39 34 k4 sot 13 _1 (sda 13 _1) 205 - - - sck 13 _0 (scl 13 _0) multi - function serial interface ch 13 clock i/o pin this pin operates as sck1 3 when it is used in a csio (operation mode 2) and as scl1 3 when it is used in an i 2 c (operation mode 4). 50 40 35 l1 sck 13 _1 (scl 13_ 1) 204 - - - multi - function serial 14 sin 14 _0 multi - function serial interface ch 14 input pin 30 21 18 g3 sin 14 _1 201 - - - sot 14 _0 (sda 14 _0) multi - function serial interface ch 14 output pin this pin operates as sot1 4 when it is used in a uart/csio/lin (oper ation modes 0 to 3) and as sda1 4 when it is used in an i 2 c (operation mode 4). 31 22 19 g4 sot 14 _1 (sda 14 _1) 200 - - - sck 14 _0 (scl 14 _0) multi - function serial interface ch 14 clock i/o pin this pin operates as sck1 4 when it is used in a csio (operation mode 2) and as scl1 4 when it is used in an i 2 c (operation mode 4). 32 23 20 g5 sck 14 _1 (scl 14_ 1) 199 - - - multi - function serial 15 sin 15 _0 multi - function serial interface ch 15 input pin 59 49 41 l4 sin 15 _1 19 - - - sot 15 _0 (sda 15 _0) multi - function serial interface ch 15 output pin this pin operates as sot1 5 when it is used in a uart/csio/lin (oper ation modes 0 to 3) and as sda1 5 when it is used in an i 2 c (operation mode 4). 60 50 42 m4 sot 15 _1 (sda 15 _1) 20 - - - sck 15 _0 (scl 15 _0) multi - function serial interface ch 15 clock i/o pin this pin operates as sck1 5 when it is used in a csio (operation mode 2) and as scl1 5 when it is used in an i 2 c (operation mode 4). 61 51 43 n4 sck 15 _1 (scl 15_ 1) 21 - - -
document number: 002 - 05032 rev.*a page 55 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 multi - function timer 0 dtti0x_ 0 input signal controlling waveform generator outputs rto00 to rto05 of multi - function timer 0. 44 34 29 j3 dtti0x_ 1 21 - - - frck0_0 16 - bit free - run timer ch 0 external clock input pin 37 27 22 j1 frck0_ 1 29 - - - ic00_0 16 - bit input capture input pin of multi - function timer 0. icxx describes channel number. 43 33 28 j4 ic00_ 1 22 - - - ic01_0 42 32 27 j5 ic01_ 1 26 - - - ic02_0 41 31 26 h6 ic02_ 1 27 - - - ic03_ 0 38 28 23 h3 ic03_ 1 28 - - - rto00_0 (ppg00_0) waveform generator output pin of multi - function timer 0. this pin operates as ppg00 when it is used in ppg0 output modes. 45 35 30 j2 rto00_ 1 (ppg00_ 1 ) 10 10 - e2 rto01_0 (ppg0 0_0) waveform generator output pin of multi - function timer 0. this pin operates as ppg00 when it is used in ppg0 output modes. 46 36 31 k1 rto01_ 1 (ppg00_ 1 ) 11 11 - e3 rto02_0 (ppg02_0) waveform generator output pin of multi - function timer 0. this pin operates as ppg02 when it is u sed in ppg0 output modes. 47 37 32 k2 rto02_ 1 (ppg02_ 1 ) 12 12 - e4 rto03_0 (ppg02_0) waveform generator output pin of multi - function timer 0. this pin operates as ppg02 when it is used in ppg0 output modes. 48 38 33 k3 rto03_ 1 (ppg02_ 1 ) 13 - - - rto04_0 (ppg04_0) waveform generator output pin of multi - function timer 0. this pin operates as ppg04 when it is used in ppg0 output modes. 49 39 34 k4 rto04_ 1 (ppg04_ 1 ) 19 - - - rto05_0 (ppg04_0) waveform generator output pin of multi - function timer 0. this pin operates as ppg04 when it is used in ppg0 output modes. 50 40 35 l1 rto05_ 1 (ppg04_ 1 ) 20 - - -
document number: 002 - 05032 rev.*a page 56 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 multi - function timer 1 dtti 1 x_ 0 input signal controlling waveform generator outputs rto10 to rto15 of multi - function timer 1. 70 55 47 l5 dtti 1 x_ 1 94 - - - frck 1 _0 16 - bit free - run timer ch 1 external clock input pin 71 56 48 m5 frck 1 _ 1 78 63 - k5 ic 1 0_0 16 - bit input capture input pin of multi - function timer 1. icxx describes channel number. 96 79 63 l10 ic 1 0_ 1 95 - - - ic 1 1_0 97 80 64 k10 ic 1 1_ 1 101 - - - ic 1 2_0 98 81 65 m10 ic 1 2_ 1 102 - - - ic 1 3_ 0 99 82 66 n11 ic 1 3_ 1 103 - - - rto 1 0_0 (ppg 1 0_0) waveform generator output pin of multi - function timer 1. this pin operates as ppg10 when it is used in ppg1 output modes. 56 46 38 n2 rto 1 0_ 1 (ppg 1 0_ 1 ) 85 70 - n8 rto 1 1_0 (ppg 1 0_0) waveform generator output pin of multi - function timer 1. this pin operates as ppg10 when it is used in ppg1 output modes. 57 47 39 n3 rto 1 1_ 1 (ppg 1 0_ 1 ) 86 71 - m8 rto 1 2_ 0 (ppg 1 2_ 0 ) waveform generator output pin of multi - function timer 1. this pin operates as ppg12 when it is used in ppg1 output modes. 58 48 40 m3 rto 1 2_ 1 (ppg 1 2_ 1 ) 87 72 - n9 rto 1 3_0 (ppg 1 2_0) waveform generator output pin of multi - function timer 1. this pin operates as ppg12 when it is used in ppg1 output modes. 59 49 41 l4 rto 1 3_ 1 (ppg 1 2_ 1 ) 88 73 - p9 rto 1 4_0 (ppg 1 4_0) waveform generator output pin of multi - function timer 1. this pin operates as ppg14 when it is used in ppg1 output modes. 60 50 42 m4 rto 1 4_ 1 (ppg 1 4_ 1 ) 89 74 - m9 rto 1 5_0 (ppg 1 4_0) waveform generator output pin of multi - function timer 1. this pin operates as ppg14 when it is used in ppg1 output modes. 61 51 43 n4 rto 1 5_ 1 (ppg 1 4_ 1 ) 90 75 - l9
document number: 002 - 05032 rev.*a page 57 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 multi - function timer 2 dtti 2 x_ 0 input signal controlling waveform generator outputs rto 2 0 to rto 2 5 of multi - function timer 1. 8 8 8 d3 dtti 2 x_ 1 202 - - - frck 2 _0 16 - bit free - run timer ch 2 external clock input pin 17 16 13 f3 frck 2 _ 1 197 165 135 c6 ic 2 0_0 16 - bit input capture input pin of multi - function timer 2 . icxx describes channel number. 9 9 9 d4 ic 2 0_ 1 201 - - - ic 2 1_0 14 13 10 e5 ic 2 1_ 1 200 - - - ic 2 2_0 15 14 11 f1 ic 2 2_ 1 199 - - - ic 2 3_ 0 16 15 12 f2 ic 2 3_ 1 198 166 136 d6 rto 2 0_0 (ppg 2 0_0) waveform generator output pin of multi - function timer 2 . this pin operates as ppg 2 0 when it is used in ppg 2 output modes. 2 2 2 b2 rto 2 0_ 1 (ppg 2 0_ 1 ) 203 - - - rto 2 1_0 (ppg 2 0_0) waveform generator output pin of multi - function timer 2 . this pin operates as ppg 2 0 when it is used in ppg 2 output modes. 3 3 3 c2 rto 2 1_ 1 (ppg 2 0_ 1 ) 204 - - - rto 2 2_0 (ppg 2 2_0) waveform generator output pin of multi - function timer 2 . this pin operates as ppg 2 2 when it is used in ppg 2 output modes. 4 4 4 c3 rto 2 2_ 1 (ppg 2 2_ 1 ) 205 - - - rto 2 3_0 (ppg 2 2_0) waveform generator output pin of multi - function timer 2. this pin operates as ppg22 when it is used in ppg2 output modes. 5 5 5 d5 rto 2 3_ 1 (ppg 2 2_ 1 ) 206 - - - rto 2 4_0 (ppg 2 4_0) waveform generator output pin of multi - function timer 2. this pin operates as ppg2 4 when it is used in ppg2 output modes. 6 6 6 d2 rto 2 4_ 1 (ppg 2 4_ 1 ) 207 167 - e6 rto 2 5_0 (ppg 2 4_0) waveform generator output pin of multi - function timer 2. this pin operates as ppg24 when it is used in ppg2 output modes. 7 7 7 d1 rto 2 5_ 1 (ppg 2 4_ 1 ) 208 168 - b5
document number: 002 - 05032 rev.*a page 58 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 quadratur e position/ revolution counter 0 ain 0_0 qprc ch 0 ain input pin 56 46 38 n2 ain 0_1 65 - - - ain 0_2 114 94 78 l11 bin 0_0 qprc ch 0 b in input pin 57 47 39 n3 bin 0_1 66 - - - bin 0_2 115 95 79 k13 zin 0_0 qprc ch 0 z in input pin 58 48 40 m3 zin 0_1 67 - - - zin 0_2 116 96 80 k12 quadratur e position/ revolution counte r 1 ain 1 _0 qprc ch 1 ain input pin 91 76 60 k9 ain 1 _1 94 - - - ain 1 _2 123 99 83 j13 bin 1 _0 qprc ch 1 b in input pin 92 77 61 p10 bin 1 _1 45 - - - bin 1 _2 124 100 84 j12 zin 1 _0 qprc ch 1 z in input pin 93 78 62 n10 zin 1 _1 101 - - - zin 1 _2 125 101 85 j11 quadratur e position/ revolution counter 2 ain 2 _0 qprc ch 2 ain input pin 2 2 2 b2 ain 2 _1 32 23 20 g5 ain 2 _2 120 - - - bin 2 _0 qprc ch 2 b in input pin 3 3 3 c2 bin 2 _1 36 26 21 h2 bin 2 _2 121 - - - zin 2 _0 qprc ch 2 z in input pin 4 4 4 c3 zin 2 _1 37 27 22 j1 zin 2 _2 122 - - - quadratur e position/ revolution counter 3 ain 3 _0 qprc ch 3 ain input pin 18 17 14 f4 ain 3 _1 45 35 30 j2 ain 3 _2 149 - - - bin 3 _0 qprc ch 3 b in input pin 23 18 15 f5 bin 3 _1 46 36 31 k1 bin 3 _2 150 - - - zin 3 _0 qprc ch 3 z in input pin 24 19 16 f6 zin 3 _1 47 37 32 k2 zin3 _2 151 - - -
document number: 002 - 05032 rev.*a page 59 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 real - time clock rtcco_0 0.5 seconds pulse output pin of real - time clock 211 171 139 c4 rtcco_1 33 - - - subout_0 sub - clock output pin 211 171 139 c4 subout_1 33 - - - low power c onsump - tion mo de wkup0 deep s tandby mode return signal input pin 0 158 128 104 c13 wkup1 deep s tandby mode return signal input pin 1 14 13 10 e5 wkup2 deep s tandby mode return signal input pin 2 70 55 47 l5 wkup3 deep s tandby mode return signal input pin 3 212 172 140 b3 d / a converter da0 d/a converter ch 0 analog output pin 100 83 67 m11 da1 d/a converter ch 1 analog output pin 99 82 66 n11 vbat vregctl on - board regulator control pin 76 61 53 n6 vwakeup the return signal input pin from a hibernation state 77 62 54 m6 sd i/f s_clk_0 sd memory card interface sd memory card clock output pin 38 28 23 h3 s_cmd_0 sd memory card interface sd memory card command output 41 31 26 h6 s_data1_0 sd memory card interface sd memory card data bus 36 26 21 h2 s_data0_0 37 27 22 j1 s_data3_0 42 32 27 j5 s_data2_0 43 33 28 j4 s_cd_0 sd memory card interface sd memory card detection pin 45 35 30 j2 s_wp_0 sd memory card interface sd memory card write protection 44 34 29 j3 i 2 s i2smclk 0 _0 i 2 s external clock pin 51 41 - l2 i2sdo 0 _0 i 2 s serial transition data output pin 52 42 - l3 i2sws 0 _0 i 2 s frame synchronization signal pin 53 43 - m2 i2sdi 0 _0 i 2 s serial received data input pin 34 24 - g6 i2sck 0 _0 i 2 s bit clock pin 35 25 - h4 hi gh - spee d qua d spi q_sck_0 spi clock output pin 173 143 - d10 q_io0_0 spi data input/output pin 172 142 - c10 q_io1_0 171 141 - b10 q_io2_0 170 140 - d11 q_io3_0 169 139 - c11 q_cs0_0 spi chip select output pin 174 144 - b9 q_cs1_0 175 - - - q_cs2_0 176 - - -
document number: 002 - 05032 rev.*a page 60 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 reset initx external reset input pin a reset is valid when initx = l . 72 57 49 n5 mode md1 mode 1 pin during serial programming to flash memory, md1 = l must be input. 104 84 68 n13 md0 mode 0 pin during normal operation, md0 = l must be input. during serial programming to flash memory, md0 = h must be input. 105 85 69 n12 power vcc power supply pin 1 1 1 c1 39 29 24 h1 55 45 37 n1 64 54 46 p4 109 89 73 m14 137 - - - 163 133 109 a13 188 156 126 a9 213 173 141 a4 gnd vss gnd pin 40 30 25 h5 54 44 36 m1 63 53 45 p3 108 88 72 n14 136 - - - 162 132 108 b14 18 9 157 127 a8 216 176 144 b1 - - - e1 - - - g1 - - - p7 - - - p11 - - - l14 - - - a11 - - - a5 - - - n7 - - - m7 - - - k7 - - - j7 - - - g7 - - - h7 - - - h8 - - - g8
document number: 002 - 05032 rev.*a page 61 of 191 s6e2c 1 series module pin name function pin n umber lq q 216 lqp 176 lq s 144 lbe 192 clock x0 main clock (oscillation) input pin 106 86 70 p12 x1 main clock (oscillation) i/o pin 107 87 71 p13 x0a sub clock (oscillation) input pin 73 58 50 p5 x1a sub clock (oscillation) i/o pin 74 59 51 p6 crout_0 built - in h igh - speed cr - osc illation clock output port 157 127 103 d13 crout_1 184 152 122 e8 analog power avcc a/d converter and d/a converter analog power - supply pin 110 90 74 m13 avrl a/d converter analog reference voltage input pin 112 92 76 l13 avrh a/d converter analog reference voltage input pin 113 93 77 l12 vbat power vbat vbat power supply pin backup power supply (battery etc.) and system power supply 75 60 52 p8 analog gnd avss a/d converter and d/a converter gnd pin 111 91 75 m12 c pin c power supply stabilization capacity pin 62 52 44 p2 note: ? while this device contains a test access port (tap) based on the ieee 1149.1 - 2001 jtag standard, it is not fully compliant to all requirements of that standard. this device may contain a 32 - bit device id that is the same as the 32 - bit device id in other devices with different functionality. the tap pins may also be configurable for purposes other than access to the tap controller.
document number: 002 - 05032 rev.*a page 62 of 191 s6e2c 1 series 5. i/o circuit type type circuit remarks a it is possible to select the main oscillation / gpio function . when the main oscillation is selected : ? oscillation feedback resistor : approximately 1 m ? standby mode control when the gpio is selected: ? cmos level output. ? cmos level hysteresis input ? pull - up resistor control ? standby mode control ? pull - up resistor : a pproximately 50 k ? i oh = - 4 ma , i ol = 4 ma b ? cmos level hysteresis input ? pull - up resistor : a pproximately 50 k standby mode control digital input standby mode control digital output digital output clock input digital input standby mode control pull - up resistor control pull - up resistor control digital output digital output pull - up resistor digital in put p-ch p-ch n-ch r r p-ch p-ch n-ch x0 x1
document number: 002 - 05032 rev.*a page 63 of 191 s6e2c 1 series type circuit remarks c ? open drain output ? cmos level hysteresis input e ? cmos level output ? cmos level hysteresis input ? pull - up resistor control ? standby mode control ? pull - up resistor : approximately 50 k ? i oh = - 4 ma , i ol = 4 ma ? when this pin is used as an i 2 c pin, the digital output p - ch transistor is always off. f ? cmos level output ? cmos level hysteresis input ? input control ? analog input ? pull - up resistor control ? standby mode control ? pull - up resistor : approximately 50 k ? i oh = - 4 ma , i ol = 4 ma ? when this pin is used as an i 2 c pin, the digital output p - ch transistor is always off. digital input digital out put digital output digital output pull - up resistor control digital input standby mode control digital output digital output pull - up resistor control digital input standby mode control analog input input control n-ch p-ch p-ch n-ch r p-ch p-ch n-ch r
document number: 002 - 05032 rev.*a page 64 of 191 s6e2c 1 series type circuit remarks g ? cmos level output ? cmos level hysteresis input ? pull - up resistor control ? standby mode control ? pull - up resistor : a pproximately 50 k ? i oh = - 12 ma , i ol = 12 ma ? when this pin is used as an i 2 c pin, the digital output p - ch transistor is always off. h when the gpio is selected. ? cmos level output ? cmos level hysteresis input ? with standby mode control standby mode control pull - up resistor control digital input digital output digital output digital output digital output digital in put standby mode control p-ch p-ch n-ch r p - c h n - c h r
document number: 002 - 05032 rev.*a page 65 of 1 91 s6e2c 1 series type circuit remarks i ? cmos level output ? cmos level hysteresis input ? 5 v tolerant ? pull - up resistor control ? standby mode control ? pull - up resistor : approximately 50 k ? i oh = - 4 ma , i ol = 4 ma ? available to control of pzr registers (pseudo - open drain control) ? for pzr registers, refer to gpio in the fm4 family peripheral manual main part ( 002 - 04856 ). j cmos level hysteresis input k ? cmos level output ? ttl level hysteresis input ? p ull - up resistor control ? s tandby mode control ? pull - up resistor : a pproximately 50 k ? i oh = - 4 ma, i ol = 4 ma standby mode c ontrol pull - up resistor control digital input digital output digital output mode input digital output digital output pull - up resistor control digital in put standby mode control p-ch p-ch n-ch r
document number: 002 - 05032 rev.*a page 66 of 191 s6e2c 1 series type circuit remarks l ? cmos level output ? cmos level hysteresis input ? pull - up resistor control ? standby mode control ? pull - up resistor : approximately 50 k ? i oh = - 8 ma , i ol = 8 ma ? when this pin is used as an i 2 c pin, the digital output p - ch transistor is always off. n ? cmos level output ? cmos level hysteresis input ? 5v tolerant ? pull - up resistor control ? standby mode control ? pull - up resistor : approximately 50 k ? i oh = - 4 ma , i ol = 4 ma (gpio) ? i ol = 20 ma ( fast mode plus ) ? available to control of pzr register (pseudo - open drain control) ? for pzr registers, refer to gpio in the fm4 family peripheral manual main part ( 002 - 04856 ). ? when this pin is used as an i 2 c pin, the digital output p - ch transistor is always off. digital output digital output digital input standby mode c ontrol digital output digital output fast mode control digital input standby mode c ontrol pull - up resistor control pull - up resistor control p-ch p-ch n-ch r p-ch n-ch r p-ch n-ch
document number: 002 - 05032 rev.*a page 67 of 191 s6e2c 1 series type circuit remarks o ? cmos level output ? cmos level hysteresis input ? 5 v tolerant ? pull - up resistor control ? pull - up resistor : approximately 50 k ? i oh = - 4 ma , i ol = 4 ma ? available to control of p zr register (pseudo - open drain control) ? for pzr registers, refer to gpio in the fm4 family peripheral manual main p art ( 002 - 04856 ). ? for i/o setting, refer to vbat domain in the fm4 family peripheral manual main part ( 002 - 04856 ) . ? p ? cmos level output ? cmos level hysteresis input ? pull - up resistor control ? pull - up resistor: approximately 50 k ? i oh = - 4 ma , i ol = 4 ma ? for i/o setting, refer to vbat domain in the fm4 family peripheral manual main part ( 002 - 04856 ) . digital output digital out put digital input pull - up resistor control digital output digital out put digital input pull - up resistor control standby mode control osc x0 a p - ch p - ch n - ch r p-ch p-ch n-ch r
document number: 002 - 05032 rev.*a page 68 of 191 s6e2c 1 series type circuit remarks q it is possible to select the sub oscillation / gpio function . when th e sub oscillation is selected: ? oscillation feedback resistor : approximately 10 m when the gpio is selected: ? cmos level output. ? cmos level hysteresis input ? pull - up resistor control ? pull - up resistor : approximately 50 k ? i oh = - 4 ma , i ol = 4 ma ? for i/o setting, refer to vbat domain in the fm4 family peripheral manual main part ( 002 - 04856 ) . r ? cmos level output ? cmos level hysteresis input ? analog output ? pull - up resistor control ? standby mode control ? pull - up resistor : approximately 50 k ? i oh = - 4 ma , i ol = 4 ma (4.5v to 5.5v) ? i oh = - 2 ma , i ol = 2 ma (2.7v to 4.5v) x1 a digital output digital out put digital input pull - up resistor control standby mode c ontrol osc standby mode c ontrol clock input pull - up resistor control digital input standby mode c ontrol analog out put digital output digital output p-ch p-ch n-ch r rx p-ch n-ch r p-ch
document number: 002 - 05032 rev.*a page 69 of 191 s6e2c 1 series type circuit remarks s ? cmos level output ? (it is possible to select by port drive capability . select r egister [pdsr] ) ? cmos level hysteresis input ? pull - up resistor control ? standby mode control ? pull - up resistor: approximately 50 k ? i oh = - 1 0 ma , i ol = 1 0 ma (pdsr = 1) ? i oh = - 4 ma , i ol = 4 ma (pdsr = 0) ? when this pin is used as an i 2 c pin, the digital output p - ch transistor is always off. p - c h p - c h n - c h r d i g i t a l o u t p u t p o r t d r i v e s e l e c t d i g i t a l i n p u t s t a n d b y m o d e c o n t r o l p u l l - u p r e s i s t o r c o n t r o l
document number: 002 - 05032 rev.*a page 70 of 191 s6e2c 1 series 6. handling precautions every semiconductor device has a characteristic, inherent rate of failure. the possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). this page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your cypress semiconductor devices. 6.1 precautions for product design this section describes precautions when designing electronic equipment using semiconductor devices. absolute maximum ratings semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. do not exceed these ratings. recommended operating conditions recommended operating conditions a re normal operating ranges for the semiconductor device. all the device's electrical characteristics are warranted when operated within these ranges. always use semiconductor devices within the recommended operating conditions. operation outside these rang es may adversely affect reliability and could result in device failure. no warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. users considering application outside the listed conditions are advis ed to contact their sales representative beforehand. processing and protection of pins these precautions must be followed when handling the pins that connect semiconductor devices to power supply and i/o functions. 1. preventing over - voltage and over - current conditions exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. try to prevent such overvoltage or over - current condi tions at the design stage. 2. protection of output pins shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. such conditions , if present for extended periods of time , can damage the dev ice ; t herefore, avoid this type of connection. 3. handling of unused input pins unconnected input pins with very high impedance levels can adversely affect stability of operation. such pins should be connected through an appropriate resistance to a power - supp ly pin or ground pin.
document number: 002 - 05032 rev.*a page 71 of 191 s6e2c 1 series latch - up semiconductor devices are constructed by the formation of p - type and n - ty pe areas on a substrate. when subjected to abnormally high voltages, internal parasitic pnpn junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred milliamps to flow continuously at the power supply pin. this condition is called latch - up. caution : the occurrence of latch - up not only causes loss of reliability in the semiconductor device, but ca n cause injury or damage from high heat, smoke or flame. to prevent this from happening, do the following : 1. be sure that voltages applied to pins do not exceed the absolute maximum ratings. this should include attention to abnormal noise, surge levels, etc . 2. be sure that abnormal current flows do not occur during the power - on sequence. observance of safety regulations and standards most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interf erence, etc. customers are requested to observe applicable regulations and standards in the design of products. fail - safe design as previously mentioned, all semiconductor devices have inherent rates of failure . you must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protecti on, and prevention of over - current levels and other abnormal operating conditions. precautions related to usage of devices cyp ress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). caution : customers considering t he use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (s uch as aerospace systems, atomic en ergy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. the company will not be responsible for damages arising from such use without prior approval. 6.2 precautions for package mounting package mounting may be either lead insertion type or surface mount type. in either case, for heat resistance during solderin g, you should only mount under cypress 's recommended conditions. for detailed informat ion about mount conditions, contact your sales representative. lead insertion type mounting of lead insertion type packages onto printed circuit boards may be done by two methods : direct soldering on the board, or mounting by using a socket. direct mountin g onto boards normally involves processes for inserting leads into through - holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. in this case, the soldering process usually causes leads to be subjected to therma l stress in excess of the absolute ratings for storage temperature. mounting processes should conform to cypress recommended mounting conditions. if socket mounting is used, differences in surface treatment of the socket contacts and ic lead surfaces can l ead to contact deterioration after long periods. for this reason it is recommended that the surface treatment of socket contacts and ic lead s be verified before mounting.
document number: 002 - 05032 rev.*a page 72 of 191 s6e2c 1 series surface mount type surface mount packaging has longer and thinner leads than lead - insertion packaging, and therefore leads are more easily deformed or bent. the use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to op en connections caused by deformed pins, or shorting due to solder bri dges. you must use appropriate mounting techniques. cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. users are advised to mount packages in accordance with cypress ranking of recommended co nditions. lead - free packaging caution : when ball grid array (bga) packages with sn - ag - cu balls are mounted using sn - pb eutectic soldering, junction strength may be reduced under some conditions of use. storage of semiconductor devices because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. during mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistan ce and causing packages to crack. to prevent this , do the following : 1. avoid exposure to rapid temperature changes, which can cause moisture to condense inside the product. store p roducts in locations where temperature changes are slight. 2. use dry boxes for product storage. products should be stored below 70% relative humidity, and at temperatures between 5 c and 30 c . 3. when dry packag e s are opened , it is recommend ed to have humidity between 40% and 70%. 4. when necessary, cypress packages semiconductor devices in highly moisture - resistant aluminum laminate bags, with a silica gel desiccant. devices should be sealed in these aluminum laminate bags for storage. 5. avoid storing packages where they are exposed to corrosive gases or high levels of dust. baking packages that have absorbed moisture may be de - moisturized by baking (heat drying). follow the cypress recommended conditions for baking. condition : 125 c /24 h static electricity because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions : 1. maintain relative humidity in the working environment between 40% and 70%. use of an apparatus for ion generation may be needed to remove electricity. 2. electrically groun d all conveyors, solder vessels, soldering irons , and peripheral equipment. 3. eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 m ). wearing of conductive clothing and shoes, and the use of conductive floor mats and other measures to minimize shock loads is recommended. 4. ground all fixtures and instruments, or protect with anti - static measures. 5. avoid the use of styrofoam or other highly static - prone materials for storage of complet ed board assemblies.
document number: 002 - 05032 rev.*a page 73 of 191 s6e2c 1 series 6.3 precautions for use environment reliability of semiconductor devices depends on ambient temperature and other conditions as described above. for reliable performance, do the following : 1. humidity prolonged use in high humidity can lea d to leakage in devices as well as printed circuit boards. if high humidity levels are anticipated, consider anti - humidity processing. 2. discharge of static electricity when high - voltage charges exist close to semiconductor devices, discharges can cause abno rmal operation. in such cases, use anti - static measures or processing to prevent discharges. 3. corrosive gases, dust, or oil exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. if you use devices in such conditions, consider ways to prevent such exposure or to protect the devices. 4. radiation, including cosmic radiation most devices are not designed for environments involving exposure to radiation or cosmic radiation. users should provide shielding as appropriate. 5. smoke, flame caution : plastic molded devices are flammable and therefore should not be used near combustible substances. if devices begin to smoke or burn, there is danger of the release of toxic gases. customers considering the use of cypress products in other special environmental conditions should consult with sales representatives.
document number: 002 - 05032 rev.*a page 74 of 191 s6e2c 1 series 7. handling devices power - supply pins in products with multiple vcc and vss pins, respective pins at the same potential are interconnected within t he device in order to prevent malfunctions such as latch - up. al l of these pins should be connected externally to the power supply or ground lines , however, in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating. be sure to connect the current - supply source with the power pins and gnd pins of this device at low impedance. it is also advisable that a ceramic capacitor of appro ximately 0.1 f be connected as a bypass capacitor between v cc and v ss near this device. a malfunction may occur when the power - supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the vcc power supply v oltage. as a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in vcc ripple (peak - to - peak value) at the commercial frequency (50 hz/60 hz) does not exceed 10% of the standard vcc value, and the transient fluctuation rate does not exceed 0.1v/s at a momentary fluctuation such as switching the power supply. crystal oscillator circuit noise near the x0 /x1 and x0a/ x1 a pins may cause the device to malfunction. design the printed circuit board so that x0 / x1, x0a/x1a pins, the c rystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible. it is strongly recommended that the pc board artwork be designed such that the x0/x1 and x0a/x1a pins are surrounded by ground pla ne , as this is expected to produce stable operation. evaluate the oscillation introduced by the use of the crystal oscillator by your mount board. sub crystal oscillat or th e sub - oscillator circuit for devices in this family is low gain to keep current cons umption low . t o stabilize the oscillation , cypress recommends a crystal oscillator that meets the following conditions : ? surface mount type size : more than 3.2 mm 1.5 mm load capacitance : approximately 6 pf to 7 pf ? lead type load capacitance : approximately 6 pf to 7 pf
document number: 002 - 05032 rev.*a page 75 of 191 s6e2c 1 series using an external clock when using an external clock as an input of the main clock, set x0/x1 to the external clock input, and input the clock to x0. x1(pe3) can be used as a general - purpose i/o port. similarly, when using an external clock as an input of the sub clock, set x0a/x1a to the external clock input and input the clock to x0a. x1a (p47) can be used as a general - purpose i/o port. handling when using multi - function serial pin as i 2 c pin if the application uses the multi - function serial pin as an i 2 c pin, t he p - ch an nel transistor of the digital output must be disabled. i 2 c pins need to conform to electrical limitations like other pins, however, and avoid connecting to live external systems with the mcu power off. c pin devices in this series contain a regulator. be sure to connect a smoothing capacitor (c s ) fo r the regulator between the c pin and the gnd pin. please use a ceramic capac itor or a capacitor of equivalent frequency charac teristics as a smoothing capacitor. s ome laminated ceramic capacitors have a l ar g e capacitance variation due to thermal fluctuati on . please select a capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of the device . a smoothing capacitor of about 4.7 f would be recommended for this series. mode pins (md0) connect the md pin (md0) directly to vcc or vss pins. design the printed circuit board such that the pull - up/down resistance stays low, the distance between the mode pins and vcc pins or vss pins is as short as possible , and the con nection impedance is low when the pins are pulled up/down such as for switching the pin level and rewriting the flash memory data. this is important to prevent the device from erroneously switching to test mode as a result of noise. ? example of using an external clock device x0(x0a) x1 ( pe3 ), x1a ( p47) can be used as general - purpose i/o ports. set as e xternal clock input device c vss c s gnd
document number: 002 - 05032 rev.*a page 76 of 191 s6e2c 1 series notes o n power - on turn power on/off in the sequence shown below or at the same time. if not using the a/d converter and d/a converter, connect avcc = vcc and avss = vss. turning on : vbat vcc usbvcc vbat vcc ethvcc vcc avcc avrh vcc vbat avrh avcc vcc serial communication there is a possibility of receiving incorrect data as a result of noise or other issues introduced by the serial communication. take care to design the printed circuit board to minimize noise. consider the case of introducing error as a result of noise, perform error detection such as by applying a checksum of data at the end. if an error is detected , retransmit the data. differences i n characteristics w ithin the product line the electric characteristics including power consumption, esd, latch - up, noise, and oscillation differ among members of the product line because chip layout and memory structures are n ot the same; for example, different sizes , flash versus rom , etc. i f you are switching to a different product of the same series, please make sure to evaluate the electric characteristics. pull - up function o f 5 v tolerant i/o please do not input the signal more than vcc vo ltage at the time of pull - up function use of 5 v tolerant i/o. p in d oubled a s debug function t he pin doubled as tdo/tms/tdi/tck/trstx, swo/swdio/swclk should be used as output only. do not use as input .
document number: 002 - 05032 rev.*a page 77 of 191 s6e2c 1 series 8. block diagram c o r t e x - m 4 m a i n f l a s h i / f c l o c k r e s e t g e n e r a t o r d u a l - t i m e r w a t c h d o g t i m e r ( h a r d w a r e ) w a t c h c o u n t e r u n i t 0 c s v e x t e r n a l i n t e r r u p t c o n t r o l l e r 3 2 - p i n + n m i p o w e r - o n r e s e t s r a m 0 9 6 / 1 4 4 / 1 9 2 k b y t e s a h b - a p b b r i d g e : a p b 1 ( m a x 2 0 0 m h z ) s r a m 1 3 2 k b y t e s a h b - a p b b r i d g e : a p b 0 ( m a x 1 0 0 m h z ) i d s y s c l k s 6 e 2 c 1 a h / j / l , s 6 e 2 c 1 9 h / j / l , s 6 e 2 c 1 8 h / j / l a h b - a p b b r i d g e : a p b 2 ( m a x 1 0 0 m h z ) n v i c w a t c h d o g t i m e r ( s o f t w a r e ) s e c u r i t y u n i t 1 t r s t x , t c k , t d i , t m s t r a c e d x , t r a c e c l k x 0 a v c c , a v s s , a v r h , a v r l a n x x t i o a x t i o b x c t d o x 1 x 0 a x 1 a s c k x s i n x s o t x i n t x n m i x p 0 x , p 1 x , . . . p f x i n i t x m o d e - c t r l i r q - m o n i t o r m d 0 , m d 1 r e g u l a t o r c r c a c c e l e r a t o r a h b - a h b b r i d g e ( s l a v e ) a d t g x r t s x c t s x m a d x m a d a t a x m a i n f l a s h / d u a l f l a s h 2 m b y t e s ( 1 m + 1 m ) / 1 . 5 m b y t e s ( 1 m + 0 . 5 m ) / 1 m b y t e s ( m a i n o n l y ) m u l t i - f u n c t i o n s e r i a l i / f 1 6 c h . ( w i t h f i f o c h . 0 t o c h . 7 ) h w f l o w c o n t r o l ( c h . 4 , 5 ) e x t e r n a l b u s i / f l v d m u l t i - l a y e r a h b ( m a x 2 0 0 m h z ) t p i u / e t b * r o m t a b l e e t m / h t m * s w j - d p m a i n o s c p l l c r 1 0 0 k h z l v d c t r l b a s e t i m e r 1 6 - b i t 3 2 c h . / 3 2 - b i t 1 6 c h . p e r i p h e r a l c l o c k g a t i n g l o w - s p e e d c r p r e s c a l e r r t c c o , s u b o u t d e e p s t a n d b y c t r l w k u p x 1 6 - b i t f r e e - r u n t i m e r 3 c h . 1 6 - b i t o u t p u t c o m p a r e 6 c h . 1 6 - b i t i n p u t c a p t u r e 4 c h . a / d a c t i v a t i o n c o m p a r e 6 c h . 1 6 - b i t p p g 3 c h . d t t i 0 x f r c k 0 q p r c 4 c h . b i n x z i n x i c 0 x r t o 0 x a i n x 1 2 - b i t a / d c o n v e r t e r m u l t i - f u n c t i o n t i m e r 3 m c s x x , m d q m x , m o e x , m w e x , m a l e , m r d y , m n a l e , m n c l e , m n w e x , m n r e x , m c l k o u t , m s d w e x , m s d c l k , m s d c k e , m r a s x , m c a s x w a v e f o r m g e n e r a t o r 3 c h . m p u f p u 1 2 - b i t d / a c o n v e r t e r 2 u n i t s s r a m 2 3 2 k b y t e s t r a c e b u f f e r ( 1 6 k b y t e s ) s _ c l k , s _ c m d s _ d a t a x s _ c d , s _ w p i 2 s c l o c k c t r l p l l v r e g c t l v w a k e u p u n i t 2 d a x r e a l - t i m e c l o c k p o r t c t r l . s u b o s c v b a t d o m a i n v b a t d o m a i n c r 4 m h z c r o u t s o u r c e c l o c k p r g - c r c a c c e l e r a t o r i 2 s m c l k , i 2 s w s , i 2 s c k i 2 s d i i 2 s d o q _ s c k , q _ c s x q _ i o x a h b - a h b b r i d g e ( m a s t e r ) g p i o p i n - f u n c t i o n - c t r l d m a c 8 c h . d s t c h i - s p e e d q u a d s p i s d - c a r d i / f v b a t d u a l f l a s h i / f i 2 s 1 u n i t
document number: 002 - 05032 rev.*a page 78 of 191 s6e2c 1 series 9. memory size see memory size in 1 . product lineup to confirm the memory size. 10. memory map memory map (1) see "memory map (2) and (3)" for memory size details. peripherals area 0x41ff_ffff 0x4008_1000 0x4008_0000 programmable-crc 0x4007_0000 reserved 0x4006_f000 gpio 0x4006_e000 sd-card i/f 0xffff_ffff 0x4006_d000 reserved 0x4006_c000 i2s 0xe010_0000 0xe000_0000 0xd000_0000 0x4006_2000 0x4006_1000 dstc 0x4006_0000 dmac 0x6000_0000 0x4004_0000 0x4003_f000 ext-bus i/f 0x4400_0000 0x4003_e000 reserved 0x4003_d000 i2s prescaler 0x4200_0000 0x4003_c800 reserved 0x4003_c100 peripheral clock gating 0x4003_c000 low speed cr prescaler 0x4000_0000 0x4003_b000 rtc/port ctrl 0x4003_a000 watch counter 0x4003_9000 crc 0x2400_0000 0x4003_8000 mfs 0x2200_0000 0x4003_6000 0x4003_5000 lvd/ds mode 0x4003_4000 reserved 0x200f_0000 0x4003_3000 d/ac 0x4003_2000 reserved 0x4003_1000 int-req.read 0x4003_0000 exti 0x2004_8000 0x4002_f000 reserved 0x2004_0000 sram2 0x4002_e000 cr trim 0x2003_8000 sram1 0x2000_0000 reserved 0x1fff_0000 sram0 0x4002_8000 0x0050_0000 reserved 0x4002_7000 a/dc 0x0040_0000 security/cr trim 0x4002_6000 qprc 0x4002_5000 base timer 0x4002_4000 ppg 0x4002_3000 reserved 0x0000_0000 0x4002_2000 mft unit2 0x4002_1000 mft unit1 0x4002_0000 mft unit0 0x4001_6000 0x4001_5000 dual timer 0x4001_3000 0x4001_2000 sw wdt 0x4001_1000 hw wdt 0x4001_0000 clock/reset 0x4000_1000 0x4000_0000 mainflash i/f reserved reg. area 32 mbytes bit band alias 32 mbytes bit band alias reserved reserved reserved reserved reserved dualflash reserved reserved ? ? ??? (2) ?? reserved cortex-m4 private peripherals peripherals reserved external device area mainflash reserved reserved
document number: 002 - 05032 rev.*a page 79 of 191 s6e2c 1 series memory map (2) * : see s6e2cc/s6e2c5/s6e2c4/s6e2c3/s6e2c2/S6E2C1 series flash programming manual to con firm the detail of flash memory. S6E2C1ah/j/l S6E2C19h/j/l S6E2C18h/j/l 0x2020_0000 0x2020_0000 0x2020_0000 0x2004_8000 0x2004_8000 0x2004_8000 0x2004_0000 0x2004_0000 0x2004_0000 0x2003_8000 0x2003_8000 0x2003_8000 0x2000_0000 0x2000_0000 0x2000_0000 0x1fff_0000 0x1ffe_0000 0x1ffd_0000 0x0041_0000 0x0041_0000 0x0041_0000 0x0040_8000 0x0040_8000 0x0040_8000 0x0040_6000 sa3(#0) (8kb) 0x0040_6000 sa3(#0) (8kb) 0x0040_6000 sa3(#0) (8kb) 0x0040_4000 general purpose 0x0040_4000 general purpose 0x0040_4000 general purpose 0x0040_2000 cr trimming 0x0040_2000 cr trimming 0x0040_2000 cr trimming 0x0040_0000 security 0x0040_0000 security 0x0040_0000 security 0x0020_0000 0x0018_0000 sa9-15(#1) (64kbx7) sa8(#1) (32kb) sa8(#1) (32kb) 0x0010_0000 sa4-7(#1) (8kbx4) 0x0010_0000 sa4-7(#1) (8kbx4) 0x0010_0000 sa8(#0) (32kb) sa8(#0) (32kb) sa8(#0) (32kb) 0x0000_0000 sa4-7(#0) (8kbx4) 0x0000_0000 sa4-7(#0) (8kbx4) 0x0000_0000 sa4-7(#0) (8kbx4) reserved reserved reserved sram2 32 kbytes sram2 32 kbytes sram2 32 kbytes sram1 32 kbytes sram1 32 kbytes sram1 32 kbytes reserved reserved reserved sram0 192 kbytes sram0 128 kbytes sram0 64 kbytes reserved reserved reserved sa0-3(#1) (8kbx4) mainflash 40 kbytes sa0-3(#1) (8kbx4) mainflash 40 kbytes sa0-3(#1) (8kbx4) mainflash 40 kbytes reserved reserved reserved sa9-23(#1) (64kbx15) mainflash 2 mbytes sa9-23(#0) (64kbx15) sa9-23(#0) (64kbx15) sa9-23(#0) (64kbx15) mainflash 1 mbytes mainflash 1.5 mbytes
document number: 002 - 05032 rev.*a page 80 of 191 s6e2c 1 series memory map (2) during dual flash m ode S6E2C1ah/j/l S6E2C19h/j/l S6E2C18h/j/l 0x2020_0000 0x2020_0000 0x2020_0000 0x2018_0000 sa8(#1) (32kb) sa8(#1) (32kb) 0x2010_0000 sa4-7(#1) (8kbx4) 0x2010_0000 sa4-7(#1) (8kbx4) 0x2010_0000 0x200f_8000 sa0-3(#1) (8kbx4) 0x200f_8000 sa0-3(#1) (8kbx4) 0x200f_8000 sa0-3(#1) (8kbx4) 0x2004_8000 0x2004_8000 0x2004_8000 0x2004_0000 0x2004_0000 0x2004_0000 0x2003_8000 0x2003_8000 0x2003_8000 0x2000_0000 0x2000_0000 0x2000_0000 0x1fff_0000 0x1ffe_0000 0x1ffd_0000 0x0041_0000 0x0041_0000 0x0041_0000 0x0040_8000 0x0040_8000 0x0040_8000 0x0040_6000 sa3(#0) (8kb) 0x0040_6000 sa3(#0) (8kb) 0x0040_6000 sa3(#0) (8kb) 0x0040_4000 general purpose 0x0040_4000 general purpose 0x0040_4000 general purpose 0x0040_2000 cr trimming / htm 0x0040_2000 cr trimming / htm 0x0040_2000 cr trimming / htm 0x0040_0000 security 0x0040_0000 security 0x0040_0000 security 0x0010_0000 0x0010_0000 0x0010_0000 sa8(#0) (32kb) sa8(#0) (32kb) sa8(#0) (32kb) 0x0000_0000 sa4-7(#0) (8kbx4) 0x0000_0000 sa4-7(#0) (8kbx4) 0x0000_0000 sa4-7(#0) (8kbx4) sa9-23(#1) (64kbx15) dualflash 1 mbytes +32 kbytes reserved reserved dualflash 512 kbytes +32 kbytes reserved dualflash 32 kbytes sa9-15(#1) (64kbx7) reserved reserved sram2 32 kbytes sram2 32 kbytes sram2 32 kbytes sram1 32 kbytes sram1 32 kbytes sram1 32 kbytes reserved reserved reserved sram0 192 kbytes sram0 128 kbytes sram0 64 kbytes reserved reserved reserved reserved reserved mainflash 8 kbytes reserved reserved reserved sa9-23(#0) (64kbx15) mainflash 8 kbytes reserved mainflash 8 kbytes mainflash 1 mbytes sa9-23(#0) (64kbx15) mainflash 1 mbytes sa9-23(#0) (64kbx15) mainflash 1 mbytes
document number: 002 - 05032 rev.*a page 81 of 191 s6e2c 1 series memory map (3) S6E2C1ah S6E2C1aj S6E2C1al 0xd000_0000 0xd000_0000 0xd000_0000 0xc000_0000 0xc000_0000 0xc000_0000 0x8000_0000 0x8000_0000 0x8000_0000 0x7000_0000 0x7000_0000 0x7000_0000 0x6000_0000 0x6000_0000 0x6000_0000 sram /nor flash memory /nand flash memory 256 mbytes sdram 256 mbytes reserved reserved sdram 256 mbytes reserved sram /nor flash memory /nand flash memory 256 mbytes sram /nor flash memory /nand flash memory 256 mbytes hi-speed quad spi 256 mbytes hi-speed quad spi 256 mbytes
document number: 002 - 05032 rev.*a page 82 of 191 s6e2c 1 series peripheral address map start address end address bus peripherals 0x4000_0000 0x4000_0fff ahb main f lash i/f register 0x4000_1000 0x4000_ffff reserved 0x4001_0000 0x4001_0fff apb0 clock/ reset c ontrol 0x4001_1000 0x4001_1fff hardware watchdog timer 0x4001_2000 0x4001_2fff software watchdog timer 0x4001_3000 0x4001_4fff reserved 0x4001_5000 0x4001_5fff dual - timer 0x4001_6000 0x4001_ffff reserved 0x4002_0000 0x4002_0fff apb1 multi - function timer unit 0 0x4002_ 1 000 0x4002_ 1 fff multi - function timer unit 1 0x4002_ 2 000 0x4002_ 2 fff multi - function timer unit 2 0x4002_ 3 000 0x4002_3fff reserved 0x4002_4000 0x4002_4fff ppg 0x4002_5000 0x4002_5fff base timer 0x4002_6000 0x4002_6fff quadrature position/revolution counter 0x4002_7000 0x4002_7fff a/d converter 0x4002_8000 0x4002_dfff reserved 0x4002_e000 0x4002_efff internal cr trimming 0x4002_f000 0x4002_ffff reserved 0x4003_0000 0x4003_0fff apb2 external interrupt controller 0x4003_1000 0x4003_1fff interrupt request batch - read function 0x4003_2000 0x4003_2fff reserved 0x4003_3000 0x4003_3fff d/a converter 0x4003_4000 0x4003_4fff reserved 0x4003_5000 0x4003_57ff low voltage detector 0x4003_5 8 00 0x4003_ 5 fff deep standby mode controller 0x4003_ 60 00 0x4003_ 7 fff reserved 0x4003_8000 0x4003_8fff multi - function serial interface 0x4003_9000 0x4003_ 9 fff crc 0x4003_ a 000 0x4003_ a fff watch counter 0x4003_b000 0x4003_bfff rtc/ port control 0x4003_ c 000 0x4003_ c0 ff low - speed cr prescaler 0x4003_ c1 00 0x4003_ c7 ff peripheral clock gating 0x4003_ c8 00 0x4003_ c fff reserved 0x4003_ d0 00 0x4003_ d fff i 2 s prescaler 0x4003_ e0 00 0x4003_ e fff reserved 0x4003_ f0 00 0x4003_ f fff external memory interface
document number: 002 - 05032 rev.*a page 83 of 191 s6e2c 1 series start address end address bus peripherals 0x4004_0000 0x400 5 _ffff ahb reserved 0x4006_0000 0x4006_0fff dmac register 0x4006_ 1 000 0x4006_ 1 fff dstc register 0x4006_ 2 000 0x4006_ b fff reserved 0x4006_ c 000 0x4006_ c fff i 2 s 0x4006_ d 000 0x4006_ d fff reserved 0x4006_ e 000 0x4006_ e fff sd card i/f 0x4006_ f 000 0x4006_ f fff gpio 0x400 7 _ 0 000 0x400 7 _ f fff reserved 0x400 8 _ 0 000 0x400 8 _ 0 fff programmable - crc 0x400 8 _ 1 000 0x4 1ff _ffff reserved 0x 2 00 e _ 0 000 0x 200e _ffff work flash i/f r egister 0x d 00 0 _ 0 000 0x dfff _ffff high - speed quad spi control register
document number: 002 - 05032 rev.*a page 84 of 191 s6e2c 1 series 11. pin status in each cpu state the terms used for pin status have the following meanings : ? initx = 0 this is the period when the initx pin is at the l level. ? initx = 1 this is the period when the initx pin is at the h level. ? spl = 0 this is the status that the standby pin level setting bit (spl) in the standby mode control register (stb_ctl) is set to 0 . ? spl = 1 this is the statu s that the standby pin level setting bit ( spl) in the standby mode control register (stb_ctl) is set to 1 . ? input enabled indicates that the input function can be used. ? internal input fixed at 0 this is the status that the input function cannot be used. internal input is fixed at l . ? hi - z indicates that the pin drive transistor is disabled and the pin is put in the hi - z state. ? setting disabled indicates that the setting is disabled. ? maintain previous state maintains the state that was immediately prior to entering the current mode. if a built - in peri pheral function is operating, the output follows the peripheral function. if the pin is being used as a port, that output is maintained. ? analog input is enabled indicates that the analog input is enabled. ? trace output indicates that the trace function can be used. ? gpio selected in deep standby mode, pins switch to the general - purpose i/o port. ? setting prohibition prohibition of a setting by specification limitation
document number: 002 - 05032 rev.*a page 85 of 191 s6e2c 1 series list of pin behav ior by mode state pin status type function group power - on reset or low - voltage detection state initx input state device internal reset state run m ode or sleep m ode state timer m ode, rtc m ode, or stop m ode state deep standby rtc m ode or deep standby stop m ode state return f rom deep standby m ode state power supply unstable power supply stable power supply stable power supply stable power supply stable power supply stable \ initx=0 initx=1 initx=1 initx=1 initx=1 initx=1 \ \ \ \ spl=0 spl=1 spl=0 spl=1 - a gpio selected setting disabled setting disable d setting disable d maintain previous state maintain previous state hi - z / interna l input fixed at 0 gpio selected , i nternal input fixed at 0 hi - z / interna l input fixed at 0 gpio selected main crystal oscillator input pin/ external main clock input selected input enabled input enable d input enable d input enabled input enabled input enabled input enabled input enabled input e nabled b gpio selected setting disabled setting disable d setting disable d maintain previous state maintain previous state hi - z / i nterna l input fixed at 0 gpio selected, internal input fixed at 0 hi - z / interna l input fixed at 0 gpio selected external main clock input selected setting disabled setting disable d setting disable d maintain previous state maintain previous state hi - z / interna l input fixed at 0 maintain previous state hi - z / interna l input fixed at 0 maintain previous s tate main crystal oscillator output pin hi - z / internal input fixed at 0 / or input enable hi - z / internal input fixed at 0 hi - z / internal input fixed at 0 maintain previous state while oscillator active / w hen oscillation stops* 1 , it will be hi - z/ i nternal input fixed at 0 c initx input pin pull - up / input enabled pull - up / input enabled pull - up / input enabled pull - up / input enabled pull - up / input enabled pull - up / input enabled pull - up / input enabled pull - up / input enabled pull - up / input enabled d mode input pin input enabled input enable d input enable d input enabled input enabled input enabled input enabled input enabled input enabled e mode input pin input enabled input enable d input enable d input enabled input enabled input enabled input enabled input enabled input enabled gpio selected setting disabled setting disable d setting disable d maintain previous state maintain previous state hi - z / i nput enabled gpio selected hi - z / i nput enabled gpio selected
document number: 002 - 05032 rev.*a page 86 of 191 s6e2c 1 series pin status type function group power - on reset or low - voltage detection state initx input state device internal reset state run m ode or sleep m ode state timer m ode, rtc m ode, or stop m ode state deep standby rtc m ode or deep standby stop m ode state return f rom deep standby m ode state power supply unstable power supply stable power supply stable power supply stable power supply stable power supply stable \ initx=0 initx=1 initx=1 initx=1 initx=1 initx=1 \ \ \ \ spl=0 spl=1 spl=0 spl=1 - f nmix selected setting disabled setting disable d setting disable d maintain previous state maintain previous state maintain previous state wkup input enabled hi - z / wkup input enabled maintain previous state resource other than above selected hi - z hi - z / i nput enable d hi - z / input enable d hi - z / i nternal input fixed at 0 gpio selected gpio selected g jtag selected hi - z pull - up / i nput enabled pull - up / i nput enabled maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state gpio selected setting disabled setting disable d setting disable d hi - z / i nternal i nput fixed at 0 gpio selected, internal input fixed at 0 hi - z / i nternal input fixed at 0 gpio selected h jtag selected hi - z pull - up / i nput enabled pull - up / i nput enabled maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state resource other than above selected setting disabled setting disable d setting disable d hi - z / interna l input fixed at 0 gpio selected, internal input fixed at 0 hi - z / interna l input fixed at 0 gpio selected gpio selected i resource selected hi - z hi - z / input enable d hi - z / input enable d maintain previous state maintain previous state hi - z / interna l input fixed at 0 gpio selected, internal input fixed at 0 hi - z /interna l input fixed at 0 gpio selected gpio selected j analog output selected hi - z hi - z / input enable d hi - z / input enable d maintain previous state * 2 * 3 gpio selected, internal input fixed at 0 hi - z /interna l input fixed at 0 gpio selected external interrupt enable selected maintain previous state maintain previous state resource other than above selected hi - z /interna l input fixed at 0 gpio selected
document number: 002 - 05032 rev.*a page 87 of 191 s6e2c 1 series pin status type function group power - on reset or low - voltage detection state initx input state device internal reset state run m ode or sleep m ode state timer m ode, rtc m ode, or stop m ode state deep standby rtc m ode or deep standby stop m ode state return f rom deep standby m ode state power supply unstable power supply stable power supply stable power supply stable power supply stable power supply stable \ initx=0 initx=1 initx=1 initx=1 initx=1 initx=1 \ \ \ \ spl=0 spl=1 spl=0 spl=1 - k external interrupt enable selected setting disabled setting disable d setting disable d maintain previous state maintain previous state maintain previous state gpio selected, internal input fixed at 0 hi - z /interna l input fixed at 0 gpio selected resource other than above selected hi - z hi - z / input enable d hi - z / input enable d hi - z /interna l input fixed at 0 gpio selected l analog input selected hi - z hi - z / internal input f ixed at 0/ analog input enable d hi - z / internal input f ixed at 0/ analog input enable d hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled resource other than above selected setting disabled setting disable d setting disable d maintain previous state maintain previous state hi - z /interna l input fixed at 0 gpio selected, internal input fixed at 0 hi - z /interna l input fixed at 0 gpio selected gpio selected m analog input selected hi - z hi - z / internal input fixed at 0/ analog input enable d hi - z / internal input fixed at 0/ analog input enable d hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled external interrupt enable selected setting disabled setting disable d setting disable d maintain previous state maintain previous state maintain previous state gpio selected, internal input fixed at 0 hi - z / interna l input fixed at 0 gpio selected resource other than above selected hi - z / interna l input fixed at 0 gpio selected
document number: 002 - 05032 rev.*a page 88 of 191 s6e2c 1 series pin status type function group power - on reset or low - voltage detection state initx input state device internal reset state run m ode or sleep m ode state timer m ode, rtc m ode, or stop m ode state deep standby rtc m ode or deep standby stop m ode state return f rom deep standby m ode state power supply unstable power supply stable power supply stable power supply stable power supply stable power supply stable \ initx=0 initx=1 initx=1 initx=1 initx=1 initx=1 \ \ \ \ spl=0 spl=1 spl=0 spl=1 - n analog input selected hi - z hi - z / internal input fixed at 0/ analog input enable d hi - z / internal input fixed at 0/ analog input enable d hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled trace selected setting disabled setting disable d setting disable d maintain previous state maintain previous state trace output gpio selected, internal input fixed at 0 hi - z / interna l input fixed at 0 gpio selected resource other than above selected hi - z / interna l input fixed at 0 gpio selected o analog input selected hi - z hi - z / internal input fixed at 0/ analog input enable d hi - z / internal input fixed at 0/ analog input enable d hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled hi - z / internal inp ut fixed at 0/ analog input enabled trace selected setting disabled setting disable d setting disable d maintain previous state maintain previous state trace output gpio selected, internal input fixed at 0 hi - z / interna l input fixed at 0 gpio selected external interrupt enable selected maintain previous state resource other than above selected hi - z / interna l input fixed at 0 gpio selected
document number: 002 - 05032 rev.*a page 89 of 191 s6e2c 1 series pin status type function group power - on reset or low - voltage detection state initx input state device internal reset state run m ode or sleep m ode state timer m ode, rtc m ode, or stop m ode state deep standby rtc m ode or deep standby stop m ode state return f rom deep standby m ode state power supply unstable power supply stable power supply stable power supply stable power supply stable power supply stable \ initx=0 initx=1 initx=1 initx=1 initx=1 initx=1 \ \ \ \ spl=0 spl=1 spl=0 spl=1 - p analog input selected hi - z hi - z / internal input f ixed at 0/ analog input enable d hi - z / internal input f ixed at 0/ analog input enable d hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled hi - z / internal input fixed at 0/ analog input enabled wkup enabled setting disabled setting disable d setting disable d maintain previous state maintain previous state maintain previous state wkup input enabled hi - z / wkup input enabled gpio selected resource other than above selected hi - z / interna l input fixed at 0 gpio selected, internal input fixed at 0 hi - z / interna l input fixed at 0 gpio selected q wkup enabled setting disabled setting disable d setting disable d maintain previous state maintain previous state maintain previous state wkup input enabled hi - z / wkup input enabled wkup input enabled external interrupt enable selected gpio selected, internal input fixed at 0 hi - z / interna l input fixed at 0 gpio selected resource other than above selected hi - z hi - z / input enable d hi - z / input enable d hi - z / interna l input fixed at 0 gpio selected 1 : oscillation is stopped at s ub t imer mode, sub cr t imer mode, rtc mode, stop mode, deep s tandby rtc mode, and deep s tandby stop mode. 2 : maintain previous state at t imer mode. gpio selected internal input fixed at 0 at rtc mode, stop mode. 3 : maintain previous state at t imer mode. hi - z/internal input fixed at 0 at rtc mode, stop mode. 4 : it shows the case selected by epfr14.e_splc register.
document number: 002 - 05032 rev.*a page 90 of 191 s6e2c 1 series list of vbat domain pin status vbat p in status type function group vbat power - on rese t initx input state device internal reset state run m ode or sleep m ode state timer m ode , rtc m ode, or stop m ode state deep standby rtc m ode or deep standby s top m ode s tate return f rom deep standby m ode state vbat rt c m ode state return f rom vbat rtc m ode stat e power supply unstabl e power supply stable power supply stable power supply stable power supply stable power supply stable power supply stable power supply stable \ initx=0 initx=1 initx=1 initx=1 initx=1 initx=1 - - \ \ \ \ spl=0 spl=1 spl=0 spl=1 - - - s gpio selected setting disabled maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state setting prohibitio n - sub crystal oscillator input pin / external sub clock input selected input enabled input enabled input enabled input enabled input enabled input enabled input enabled input enabled input enabled maintain previous state maintai n previou s state t gpio selected setting disabled maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state setting prohibitio n - external sub clock input selected setting disabled maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state maintai n previou s state sub crystal oscillator output pin hi - z / internal input fixed at 0 / or input enable maintain previous state maintain previous state maintain previous state maintain previous state / when oscillatio n stops, hi - z* maintain previous state / when oscillatio n stops, hi - z* maintain previous state / when oscillatio n stops, hi - z* maintain previous state / when oscillatio n stops, hi - z* maintain previous state maintain previous state maintai n previou s state u resource selected hi - z maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state maintain previous state maintai n previou s state gpio selected * : when the soscntl bit in the wtosccnt register is 0 , the sub crystal oscillator output pin is maintain ed in the previous state. when the soscntl bit in the wtosccnt register is 1 , oscillation is stopped at stop mode and deep s tandby stop mode
document number: 002 - 05032 rev.*a page 91 of 191 s6e2c 1 series 12. electrical characteristics 12.1 absolute maximum ratings parameter symbol rating unit remarks min max power supply voltage *1 , *2 v cc v ss - 0.5 v ss + 6.5 v power supply voltage (vbat) *1 ,* 3 v bat v ss - 0.5 v ss + 6.5 v analog power supply voltage *1 ,* 4 av cc v ss - 0.5 v ss + 6.5 v analog reference voltage *1 ,* 4 avrh v ss - 0.5 v ss + 6.5 v input voltage *1 v i v ss - 0.5 v cc + 0.5 ( 6.5 v ) v v ss - 0.5 v ss + 6.5 v 5v tolerant analog pin input voltage *1 v ia v ss - 0.5 av cc + 0.5 ( 6.5 v ) v output voltage *1 v o v ss - 0.5 v cc + 0.5 ( 6.5 v ) v l level maximum output current * 5 i ol - 10 ma 4 ma type 20 ma 8 ma type 20 ma 1 0 ma type 20 ma 12 ma type 2 2.4 ma i 2 c fm+ l level average output current * 6 i olav - 4 ma 4 ma type 8 ma 8 ma type 10 ma 10 ma type 12 ma 12 ma type 20 ma i 2 c fm+ l level total maximum output current i ol - 100 ma l level total maximum output current * 7 i olav - 50 ma h level maximum output current * 5 i oh - - 10 ma 4 ma type - 20 ma 8 ma type - 20 ma 10 ma type - 20 ma 12 ma type h level average output current * 6 i ohav - - 4 ma 4 ma type - 8 ma 8 ma type - 10 ma 10 ma type - 12 ma 12 ma type h level total maximum output current i oh - - 100 ma h level total average output current * 7 i ohav - - 50 ma power consumption p d - 200 mw storage temperature t stg - 55 + 150 c 1 : these parameters are based on the condition that v ss = av ss = 0.0 v. 2 : v cc must not drop below v ss - 0.5 v. 3 : v bat must not drop below v ss - 0.5 v. 4 : ensure that the voltage does not exceed v cc + 0.5v, for example, when the power is turned on. 5 : the maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins. 6 : the average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 - ms period. 7 : the total average output current is defined as the average current value flowing through all of corresponding pins for a 100 - ms period . warning : ? semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. do not exceed any of these ratings.
document number: 002 - 05032 rev.*a page 92 of 191 s6e2c 1 series 12.2 recommended operating conditi ons parameter symbol conditions value unit remarks min max power supply voltage v cc - 2.7 * 3 5.5 v power supply voltage (vbat) v bat - 1.65 5.5 v analog power supply voltage av cc - 2.7 5.5 v av cc = v cc analog reference voltage avrh - * 2 av cc v avrl - av ss av ss v operating temperature junction temperature t j - - 40 + 125 c ambient temperature t a - - 40 * 1 c 1 : the maximum temperature of the ambient temperature (t a ) can guarantee a range that does not exceed the junction temperature (t j ). the calculation formula of the ambient temperature (t a ) is : t a ( m ax) = t j ( m ax) - pd( m ax) ja pd : power dissipation (w) ja : package thermal resistance ( c /w) pd ( m ax) = v cc i cc ( m ax) + (i ol v ol ) + ((v cc - v oh ) ( - i oh )) i ol : l level output current i oh : h level output current v ol : l level output voltage v oh : h level output voltage 2 : the minimum value of analog reference voltage depends on the value of compare clock cycle (tcck). see 12.5 . 12 - bit a/d converter for the details. 3 : for the voltage range between v cc (min) and the low voltage detection reset (vdh), the mcu must be clocked from either the h igh - speed cr or the low - speed cr.
document number: 002 - 05032 rev.*a page 93 of 191 s6e2c 1 series package thermal resistance and maximum permissible power for each package are shown below. the operation is guaranteed maximum perm issible power or less for semiconductor devices. table 12 - 1 table f or package thermal resistance and maximum permissible power package printed circuit board thermal resistanc e ja a = +85 c t a = +105 c lqs 144 (0.5 - mm pitch) single - layered both sides 48 833 417 4 layers 33 1212 606 lq p176 (0.5 - mm pitch) single - layered both sides 45 889 444 4 layers 31 1290 645 lqq 216 (0.4 - mm pitch) single - layered both sides 46 870 435 4 layers 32 1250 625 lbe192 (0.8 - mm pitch) single - layered both sides - - - 4 layers 35 1143 571 warning : ? the recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. all of the device's electrical characteristics are warranted when the device is operated within these ranges. always use semiconductor devices within their recommended operating condition ranges. operation outside these ranges may adversely affect reliability and cou ld result in device failure. ? no warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. users considering application outside the listed conditions are advised to contact their representatives befor ehand.
document number: 002 - 05032 rev.*a page 94 of 191 s6e2c 1 series calculation method of power dissipation (pd) the power dissipation is shown in the following formula. pd = v cc i cc + (i ol v ol ) + ((v cc - v oh ) ( - i oh )) i ol : l level output current i o h : h level output current v ol : l level output voltage v o h : h level output voltage i cc is the current drawn by the device. it can be analyzed as follows. i cc = i cc (int) + i cc (io) i cc (int) : current drawn by internal l ogic and memory, etc. through the regulator i cc (io) : sum of current (i/o switching current) drawn by the output pin for i cc (int), it can be anticipated by "(1) current rating" in " 12.3 . dc characteristics " (this rating value does not include i cc (io) for a value at pin fixed). for i cc (io), it depends on system used by customers. the calculation formula is shown below. i cc (io) = ( c int + c ext ) v cc f sw c int : pin internal load capacitance c ext : external load capacitance of output pin f sw : pin switching frequency parameter symbol conditions capacitance value pin internal load capacitance c int 4 ma type 1.93 pf 8 ma type 3.45 pf 12 ma type 3.42 pf calculate i cc (max) as follows when the power dissipation can be evaluated by yourself : measure current value i cc (typ) at normal temperature (+25 c ). add maximum leak age current value i cc ( l eak_max ) at operating on a value in (1). i cc (max) = i cc (typ) + i cc (leak_max) parameter symbol conditions current value maximum leak age current at operating i cc (leak_max) t j = +125 c 79.2 ma t j = +105 c 39.4 ma t j = +85 c 26.5 ma
document number: 002 - 05032 rev.*a page 95 of 191 s6e2c 1 series current explanation diagram a v ??? ??? ??? v a a regulator logic flash ram i cc i cc (int) i cc (io) i ol v ol v oh i oh i cc (io) chip v cc c ext pd = v cc i cc + (i ol v ol ) ((v cc - v oh )( i oh )) i cc = i cc (int) i cc ( io )
document number: 002 - 05032 rev.*a page 96 of 191 s6e2c 1 series 12.3 dc characteristics 12.3.1 current rating table 12 - 2 typical and maximum current consumption in normal operation (pll), code running from flash memory (flash accelerator mode and trace buffer function enabled ) parameter symbol pin name conditions frequency * 4 value unit remarks typ * 1 max * 2 power supply current i cc vcc normal operation * 7 ,* 8 (pll) *5 200 mhz 117 224 ma *3 when all peripheral clocks are on 192 mhz 113 219 ma 180 mhz 106 211 ma *6 160 mhz 95 197 ma 144 mhz 86 186 ma 120 mhz 73 169 ma 100 mhz 61 155 ma 80 mhz 50 140 ma 60 mhz 39 126 ma 40 mhz 27 112 ma 20 mhz 16 97 ma 8 mhz 8.7 88.9 ma 4 mhz 6.4 86.1 ma *5 200 mhz 71 168 ma *3 when all peripheral clocks are off 192 mhz 68 165 ma 180 mhz 64 159 ma *6 160 mhz 58 151 ma 144 mhz 52 144 ma 120 mhz 44 134 ma 100 mhz 38 126 ma 80 mhz 31 117 ma 60 mhz 24 109 ma 40 mhz 17 100 ma 20 mhz 10 91 ma 8 mhz 6.3 86.1 ma 4 mhz 5.0 84.5 ma 1 : t a = +25 c , v cc = 3.3 v 2 : t j = +125 c , v cc = 5.5 v 3 : when all ports are fixed 4 : frequency is a value of hclk when pclk 0 = pclk1 = pclk2 = hclk /2 5 : when stopping flash accelerator mode and trace buffer function (frwtr.rwt = 1 1, fbfcr.be = 1 ) 6 : when stopping flash accelerator mode and trace buffer function (frwtr.rw t = 1 0, f bfcr.be = 1 ) 7 : firmware being executed during data collection for this table is not being accessed from the mainflash memory. 8 : when using the crystal oscillator of 4 mhz ( i ncluding the current consumption of the oscillation circuit)
document number: 002 - 05032 rev.*a page 97 of 191 s6e2c 1 series table 14 - 2 typical and maximum current consumption in normal operation (pll), code with data accessing running from flash memory (flash accelerator mode and trace buffer function disabled ) parameter symbol pin name conditions frequency * 4 value unit remarks typ * 1 max * 2 power supply current i cc vcc normal operation * 7 ,* 8 (pll) *5 200 mhz 128 236 ma *3 when all peripheral clocks are on 192 mhz 123 230 ma 180 mhz 116 221 ma *6 160 mhz 102 205 ma 144 mhz 93 193 ma 120 mhz 79 175 ma 100 mhz 67 161 ma 80 mhz 54 145 ma 60 mhz 42 130 ma 40 mhz 30 115 ma 20 mhz 17 99 ma 8 mhz 9.2 90.0 ma 4 mhz 6.7 86.9 ma *5 200 mhz 74 170 ma *3 when all peripheral clocks are off 192 mhz 71 167 ma 180 mhz 67 162 ma *6 160 mhz 59 152 ma 144 mhz 53 145 ma 120 mhz 45 135 ma 100 mhz 39 127 ma 80 mhz 32 118 ma 60 mhz 25 110 ma 40 mhz 18 101 ma 20 mhz 11 92 ma 8 mhz 6.5 86.8 ma 4 mhz 5.1 85.0 ma 1 : t a = +25 c , v cc = 3.3 v 2 : t j = +125 c , v cc = 5.5 v 3 : when all ports are fixed 4 : frequency is a value of hclk when pclk 0 = pclk1 = pclk2 = hclk 5 : when stopping flash accelerator mode and trace buffer function (frwtr.rwt = 1 1, fbfcr.be = 0 ) 6: when stopping flash accelerator mode and trace buffer function (frwtr.rw t = 1 0, f bfcr.be = 0 ) 7 : with data access to a mainflash memory. 8 : when using the crystal oscillator of 4 mhz ( i ncluding the current consumption of the oscillation circuit)
document number: 002 - 05032 rev.*a page 98 of 191 s6e2c 1 series table 12 - 3 typical and maximum current consumption in normal operation (pll), code with data accessing running from flash memory ( flash 0 wait - cycle mode and read acce ss 0 wait ) parameter symbol pin name conditions frequency * 4 value unit remarks typ * 1 max * 2 power supply current i cc vcc normal operation * 6 ,* 7 (pll) * 5 72 mhz 71 161 ma *3 when all peripheral clocks are on 60 mhz 62 150 ma 48 mhz 51 138 ma 36 mhz 40 125 ma 24 mhz 29 112 ma 12 mhz 17 98 ma 8 mhz 13 93 ma 4 mhz 8.4 88.5 ma * 5 72 mhz 46 132 ma *3 when all peripheral clocks are off 60 mhz 41 125 ma 48 mhz 34 118 ma 36 mhz 27 110 ma 24 mhz 20 102 ma 12 mhz 12 93 ma 8 mhz 9.4 89.7 ma 4 mhz 6.5 86.4 ma 1 : t a = +25 c , v cc = 3.3 v 2 : t j = +125 c , v cc = 5.5 v 3 : when all ports are fixed 4 : frequency is a value of hclk when pclk 0 = pclk1 = pclk2 = hclk 5 : when operating flash 0 wait - cycle mode and read access 0 wait (frwtr.rwt = 00 , fbfcr. sd = 000 ) 6 : with data access to a mainflash memory. 7 : when using the crystal oscillator of 4 mhz ( i ncluding the current consumption of the oscillation circuit)
document number: 002 - 05032 rev.*a page 99 of 191 s6e2c 1 series table 12 - 4 typical and maximum current consumption in normal operation ( other than pll), code with data accessing running from flash memory ( flash 0 wait - cycle mode and read access 0 wait ) parameter symbol pin name conditions frequency * 4 value unit remarks typ * 1 max * 2 power supply current i cc vcc normal operation * 6 , *7 ( main oscillation ) *5 4 mhz 4.7 84.9 ma *3 when all peripheral clocks are on 3.9 83.8 ma *3 when all peripheral clocks are off normal operation * 6 (built - in h igh - speed cr) * 5 4 mhz 3.0 83.2 ma *3 when all peripheral clocks are on 2.1 82.0 ma *3 when all peripheral clocks are off normal operation * 6, * 8 (sub oscillation) * 5 32 khz 0.78 80.37 ma *3 when all peripheral clocks are on 0.77 80.36 ma *3 when all peripheral clocks are off normal operation * 6 (built - in low - speed cr) * 5 100 khz 0.81 80.39 ma *3 when all peripheral clocks are on 0.78 80.38 ma *3 when all peripheral clocks are off 1 : t a = +25 c , v cc = 3.3 v 2 : t j = +125 c , v cc = 5.5 v 3 : when all ports are fixed 4 : frequency is a value of hclk when pclk0 = pclk1 = pclk2 = hclk /2 5 : when operating flash 0 wait - cycle mode and read access 0 wait (frwtr.rwt = 00 , fbfcr. sd = 000 ) 6 : with data access to a mainflash memory. 7 : when using the crystal oscillator of 4 m hz (including the current consumption of the oscillation circuit) 8: when using the crystal oscillator of 32 khz (including the current consumption of the oscillation circuit)
document number: 002 - 05032 rev.*a page 100 of 191 s6e2c 1 series table 12 - 5 typical and maximum current consumption in sleep operation (pll), when pclk0 = pclk1 = pclk2 = hclk/2 parameter symbol pin name conditions frequency * 4 value unit remarks typ * 1 max * 2 power supply current i ccs vcc sleep o peration * 5 (pll) 200 mhz 88 188 ma *3 when all peripheral clocks are on 192 mhz 85 184 ma 180 mhz 80 178 ma 160 mhz 72 164 ma 144 mhz 65 156 ma 120 mhz 55 144 ma 100 mhz 47 134 ma 80 mhz 38 124 ma 60 mhz 30 114 ma 40 mhz 21 104 ma 20 mhz 12 93 ma 8 mhz 7.4 87.2 ma 4 mhz 5.8 85.2 ma 200 mhz 44 134 ma *3 when all peripheral clocks are off 192 mhz 42 132 ma 180 mhz 40 129 ma 160 mhz 36 123 ma 144 mhz 33 119 ma 120 mhz 28 113 ma 100 mhz 24 108 ma 80 mhz 20 103 ma 60 mhz 16 98 ma 40 mhz 12 93 ma 20 mhz 7.6 87.6 ma 8 mhz 5.2 84.7 ma 4 mhz 4.4 83.7 ma 1 : t a = +25 c, v cc = 3.3 v 2 : t j = +125 c, v cc = 5.5 v 3 : when all ports are fixed 4 : frequency is a value of hclk when pclk 0 = pclk1 = pclk2 = hclk/2 5 : when using the crystal oscillator of 4 mhz (including the current consumption of the oscillation circuit)
document number: 002 - 05032 rev.*a page 101 of 191 s6e2c 1 series table 12 - 6 typical and maximum current consumption in sleep operation (pll), when pclk0 = pclk1 = pclk2 = hclk parameter symbol pin name conditions frequency * 4 value unit remarks typ * 1 max * 2 power supply current i ccs vcc sleep operation * 5 (pll) 72 mhz 45 130 ma *3 when all peripheral clocks are on 60 mhz 38 122 ma 48 mhz 31 114 ma 36 mhz 24 106 ma 24 mhz 18 99 ma 12 mhz 11 91 ma 8 mhz 8.6 88.3 ma 4 mhz 6.3 85.7 ma 72 mhz 20 103 ma *3 when all peripheral clocks are off 60 mhz 18 99 ma 48 mhz 15 96 ma 36 mhz 12 93 ma 24 mhz 9.1 89.3 ma 12 mhz 6.5 86.1 ma 8 mhz 5.5 84.9 ma 4 mhz 4.6 83.8 ma 1 : t a = +25 c, v cc = 3.3 v 2 : t j = +125 c, v cc = 5.5 v 3 : when all ports are fixed 4 : frequency is a value of hclk when pclk 0 = pclk1 = pclk2 = hclk 5 : when using the crystal oscillator of 4 mhz (including the current consumption of the oscillation circuit)
document number: 002 - 05032 rev.*a page 102 of 191 s6e2c 1 series table 12 - 7 typical and maximum current consumption in sleep operation ( other than pll), when pclk0 = pclk1 = pclk2 = hclk/2 parameter symbol pin name conditions frequency * 4 value unit remarks typ * 1 max * 2 power supply current i ccs vcc sleep o peration *5 ( main oscillation) 4 mhz 3.4 82.6 ma *3 when all peripheral clocks are on 2.5 81.7 ma *3 when all peripheral clocks are off sleep operation (built - in h igh - speed cr) 4 mhz 2.5 81.7 ma *3 when all peripheral clocks are on 1.7 80.9 ma *3 when all peripheral clocks are off sleep o peration * 6 (sub oscillation) 32 khz 0.75 79.97 ma *3 when all peripheral clocks are on 0.74 79.96 ma *3 when all peripheral clocks are off sleep operation (built - in low - speed cr) 100 khz 0.79 80.01 ma *3 when all peripheral clocks are on 0.76 79.98 ma *3 when all peripheral clocks are off 1 : t a = +25 c, v cc = 3.3 v 2 : t j = +125 c, v cc = 5.5 v 3 : when all ports are fixed. 4 : frequency is a value of hclk when pclk 0 = pclk1 = pclk2 = hclk/2 5 : when using the crystal oscillator of 4 mhz ( i ncluding the current consumption of the oscillation circuit) 6 : when using the crystal oscillator of 32 k hz ( i ncluding the current consumption of the oscillation circuit)
document number: 002 - 05032 rev.*a page 103 of 191 s6e2c 1 series table 12 - 8 typical and maximum current consumption in s top mode , t imer mode and rtc mode parameter symbol pin name conditions frequency value unit remarks typ * 1 max * 2 power supply current i cch vcc stop mode - 0.56 3.01 ma *3, *4 t a = +25c - 27.03 ma *3, *4 t a = +85c - 39.92 ma *3, *4 t a = +105c i cct timer mode *5 ( main oscillation) 4 mhz 1.40 3.85 ma *3, *4 t a = +25c - 27.87 ma *3, *4 t a = +85c - 40.76 ma *3, *4 t a = +105c timer mode (built - in h igh - speed cr) 4 mhz 0.95 3.40 ma *3, *4 t a = +25c - 27.42 ma *3, *4 t a = +85c - 40.31 ma *3, *4 t a = +105c timer mode * 6 (sub oscillation) 32 khz 0.57 3.02 ma *3, *4 t a = +25c - 27.04 ma *3, *4 t a = +85c - 39.93 ma *3, *4 t a = +105c timer mode (built - in low - speed cr) 100 khz 0.58 3.03 ma *3, *4 t a = +25c - 27.05 ma *3, *4 t a = +85c - 39.94 ma *3, *4 t a = +105c i ccr rtc mode *5 (sub oscillation) 32 khz 0.57 3.02 ma *3, *4 t a = +25c - 27.04 ma *3, *4 t a = +85c - 39.93 ma *3, *4 t a = +105c 1 : v cc = 3.3 v 2 : v cc = 5.5 v 3 : when all ports are fixed 4 : when lvd is off 5 : when using the crystal oscillator of 4 m hz ( i ncluding the current consumption of the oscillation circuit) 6 : when using the crystal oscillator of 32 k hz ( i ncluding the current consumption of the oscillation circuit)
document number: 002 - 05032 rev.*a page 104 of 191 s6e2c 1 series table 12 - 9 typical and maximum current consum ption in deep standby s top mode , deep standby rtc mode and vbat parameter symbol pin name conditions frequency value unit remarks typ * 1 max * 2 power supply current i cchd vcc deep standby stop mode (when ram is off ) - 96 248 a *3, *4 t a = +25c - 3009 a *3, *4 t a = +85c - 3889 a *3, *4 t a = +105c deep standby stop mode (when ram is on ) - 106 259 a *3, *4 t a = +25c - 3020 a *3, *4 t a = +85c - 3900 a *3, *4 t a = +105c i ccrd deep standby rtc mode *6 (when ram is off ) 32 khz 96 248 a *3, *4 t a = +25c - 3009 a *3, *4 t a = +85c - 3889 a *3, *4 t a = +105c deep standby rtc mode *6 (when ram is on ) 106 259 a *3, *4 t a = +25c - 3020 a *3, *4 t a = +85c - 3900 a *3, *4 t a = +105c i ccvbat vbat rtc stop - 0.0058 0.1 a *3, *4, *5 t a = +25c - 1.4 a *3, *4, *5 t a = +85c - 3.3 a *3, *4, *5 t a = +105c rtc operation *6 1.0 1.8 a *3, *4 t a = +25c - 3.2 a *3, *4 t a = +85c - 5.1 a *3, *4 t a = +105c 1 : v cc = 3.3 v 2 : v cc = 5.5 v 3 : when all ports are fixed 4 : when lvd is off 5 : when sub oscillation is off 6 : when using the crystal oscillator of 32 k hz ( i ncluding the current consumption of the oscillation circuit)
document number: 002 - 05032 rev.*a page 105 of 191 s6e2c 1 series table 12 - 10 typical and maximum current consumption in low - voltage detection circuit , main flash memory write / erase parameter symbol pin name conditions value unit remarks min typ max low - voltage detection circuit (lvd) power supply current i cclvd vcc at operation - 4 7 a for occurrence of interrupt main f lash memory write/erase current i ccflash at write/erase - 13.4 15.9 ma *1 1: when programming or erase in flash memory, flash memory write/erase current (i ccflash ) is added to the power supply cu r rent (i cc ). peripheral current dissipation clock system peripheral unit frequency (mhz) unit remarks 50 100 200 hclk gpio all ports 0.39 0.81 1.56 ma dmac - 0.99 1.97 3.82 dstc - 0.73 1.49 2.86 external bus i/f - 0.25 0.48 0.97 sd card i/f - 0.74 1.47 2.90 i 2 s - 0.51 1.02 1.99 high - s peed quad spi - 0.48 0.97 1.49 programmable crc - 0.05 0.10 0.22 pclk1 base timer 4 ch 0.21 0.42 0.83 ma multi - functional timer/ppg 1 unit / 4 ch 0.83 1.65 3.25 quadrature position/ revolut ion counter 1 unit 0.07 0.13 0.27 a/d converter 1 unit 0.31 0.60 1.17 pclk2 mul t i - function serial 1 ch 0.41 0.81 - ma
document number: 002 - 05032 rev.*a page 106 of 191 s6e2c 1 series 12.3.2 pin characteristics (v cc = usbv cc 0 = usbv cc 1 = ethv cc = av cc = 2.7v to 5.5v, v ss = av ss = 0v) parameter symbol pin name conditions value unit remarks min typ max h level input voltage (hysteresis input) v ihs cmos hysteresis input pin, md0, md1 - v cc 0.8 - v cc + 0.3 v madataxx v cc > 3 . 0 v, v cc cc + 0.3 v at external bus 5v tolerant input pin - v cc 0.8 - v ss + 5.5 v input pin doubled as i 2 c fm+ - v cc 0.7 - v ss + 5.5 v ttl schmitt input pin - 2.0 - v cc +0.3 v l level input voltage (hysteresis input) v ils cmos hysteresis input pin, md0, md1 - v ss - 0.3 - v cc 0.2 v 5v tolerant input pin - v ss - 0.3 - v cc 0.2 v input pin doubled as i 2 c fm+ - v ss - v cc 0.3 v ttl schmitt input pin - v ss - 0.3 - 0.8 v h level output voltage v oh 4 ma type v cc oh = - 4 ma v cc - 0.5 - v cc v v cc < 4.5 v, i oh = - 2 ma 8 ma type v cc oh = - 8 ma v cc - 0.5 - v cc v v cc < 4.5 v, i oh = - 4 ma 1 0 ma type v cc oh = - 10 ma v cc - 0.5 - v cc v v cc < 4.5 v, i oh = - 8 ma 12 ma type v cc oh = - 12 ma v cc - 0.5 - v cc v v cc < 4. 5 v , i oh = - 8 ma the pin doubled as i 2 c fm+ v cc oh = - 4 ma v cc - 0.5 - v cc v at gpio v cc < 4.5v, i oh = - 3 ma
document number: 002 - 05032 rev.*a page 107 of 191 s6e2c 1 series parameter symbol pin name conditions value unit remarks min typ max l level output voltage v ol 4 ma type v cc 4.5 v, i ol = 4 ma v ss - 0.4 v v cc < 4.5 v, i ol = 2 ma 8 ma type v cc 4.5 v, i ol = 8 ma v ss - 0.4 v v cc < 4.5 v, i ol = 4 ma 1 0 ma type v cc 4.5 v, i ol = 10 ma v ss - 0.4 v v cc < 4.5 v, i ol = 8 ma 12 ma type v cc 4.5 v, i ol = 12 ma v ss - 0.4 v v cc < 4.5 v, i ol = 8 ma the pin doubled as i 2 c fm+ v cc 4.5 v, i ol = 4 ma v ss - 0.4 v at gpio v cc < 4.5 v, i ol = 3 ma v cc 4.5 v, i ol = 20 ma at i 2 c fm+ input leak current i il - - - 5 - + 5 a pull - up resistor value r pu pull - up pin v cc 4.5 v 25 50 100 k v cc < 4.5 v 30 80 200 input capacitanc e c in other than vcc, vbat, vss, avcc, avss, avrh - - 5 15 pf
document number: 002 - 05032 rev.*a page 108 of 191 s6e2c 1 series 12.4 ac characteristics 12.4.1 main clock input characteristics (v cc = av cc = 2.7v to 5.5v, v ss = av ss = 0v, t a = - 40 ? c to +105 ? c ) parameter symbol pin name conditions value unit remarks min max input frequency f ch x0, x1 v cc cc < 4.5 v 4 20 v cc cc < 4.5 v 4 20 input clock cycle t cylh v cc cc < 4.5 v 50 250 input clock pulse width - p wh /t cylh , p wl /t cylh 45 55 % when using external clock input clock rise time and fall time t cf , t cr - - 5 ns when using external clock internal operating clock *1 frequency f cc - - - 200 mhz base clock (hclk/fclk) f cp0 - - - 100 mhz apb0bus clock *2 f cp1 - - - 200 mhz apb1bus clock *2 f cp2 - - - 100 mhz apb2bus clock *2 internal operating clock *1 cycle time t cycc - - 5 - ns base clock (hclk/fclk) t cycp0 - - 10 - ns apb0bus clock *2 t cycp1 - - 5 - ns apb1bus clock *2 t cycp2 - - 10 - ns apb2bus clock *2 1 : for more information about each internal operating clock, see c hapter 2 - 1 : clock in fm4 family peripheral manual main part ( 002 - 04856 ) . 2 : for more about each apb bus to which each peripheral is connected, see 8 . block diagram in this data sheet. x0
document number: 002 - 05032 rev.*a page 109 of 191 s6e2c 1 series 12.4.2 sub clock input characteristics (v bat = 1.65v to 5.5v, v ss = 0v) parameter symbol pin name conditions value unit remarks min typ max input frequency 1/t cyll x0a, x1a - - 32.768 - khz when crystal oscillator is connected * - 32 - 100 khz when using external clock input clock cycle t cyll - 10 - 31.25 s wh /t cyll , p wl /t cyll 45 - 55 % when using external clock * : for more information about crystal oscillator, see sub crystal oscillator in 7 . handling devices . 12.4.3 built - in cr oscillation characteristics built - in high - s peed cr (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol conditions value unit remarks min typ max clock frequency f crh t j = - 20c to + 105c 3.92 4 4.08 mhz when trimming *1 t j = - 40c to + 125c 3.88 4 4.12 t j = - 40c to + 125c 3 4 5 when not trimming frequency stabilization time t crwt - - - 30 s built - in low - speed cr (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol condition value unit remarks min typ max clock frequency f crl - 50 100 150 k hz 0.8 v bat t cyll 0.8 v bat 0.2 v bat 0.2 v bat 0.8 v bat p wl p wh x0a
document number: 002 - 05032 rev.*a page 110 of 191 s6e2c 1 series 12.4.4 operating conditions of main pll ( in the case of using main clock for input clock of pll) (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol value unit remarks min typ max pll oscillation stabilization wait time* 1 ( lock up time) t lock 100 - - s pll input clock frequency f plli 4 - 16 mhz pll multiplication rate - 13 - 100 multiplier pll macro oscillation clock frequency f pllo 200 - 400 mhz main pll clock frequency* 2 f clkpll - - 200 mhz 1 : time from when the pll starts operating until the oscillation stabilizes 2 : for more information about main pll clock (clkpll), see c hapter 2 - 1 : clock in fm 4 family peripheral manual main part ( 002 - 04856 ) . 12.4.5 operating conditions of usb / ethernet pll ? 2 s pll ( in the case of using main clock for input clock of pll) (v cc = 2.7v to 5.5v, v ss = 0v ) parameter symbol value unit remarks min typ max pll oscillation stabilization wait time *1 ( lock up time) t lock 100 - - s plli 4 - 16 mhz pll multiplication rate - 13 - 100 multiplier pll macro oscillation clock frequency f pllo 200 - 400 mhz usb/ethernet 384 mhz i 2 s i 2 s clock frequency * 2 f clkpll - - 12.288 mhz after the m frequency division 1 : time from when the pll starts operating until the oscillation stabilizes 2 : for more information about i 2 s clock, see c hapter 7 - 1 : i 2 s clock generation in fm 4 family peripheral manual communication macro part ( 002 - 04862 ) .
document number: 002 - 05032 rev.*a page 111 of 191 s6e2c 1 series 12.4.6 operating conditions of main pll ( in the case of using built - in h igh - speed cr clock for input clock of m ain pll) (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol value unit remarks min typ max pll oscillation stabilization wait time *1 ( lock up time) t lock 100 - - s pll input clock frequency f plli 3.8 4 4.2 mhz pll multiplication rate - 50 - 95 multiplier pll macro oscillation clock frequency f pllo 190 - 400 mhz main pll clock frequency *2 f clkpll - - 200 mhz 1 : time from when the pll starts operating until the oscillation stabilizes 2 : for more information about m ain pll clock (clkpll), see c hapter 2 - 1 : clock in fm 4 family peripheral manual main part ( 002 - 04856 ) . note : ? the h igh - speed cr clock (clkhc) should be set with f requenc y /temperature trimming to act as the source clock of the m ain pll . 12.4.7 reset input characteristics (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol pin name conditions value unit remarks min typ reset input time t initx initx - 500 - ns
document number: 002 - 05032 rev.*a page 112 of 191 s6e2c 1 series 12.4.8 power - o n reset timing (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol pin name value unit remarks min typ power supply rise time t vccr vcc 0 - ms power supply shut down time t off 1 - ms time until releasing power - on reset t prt 0.33 0.60 ms glossary ? v cc _minimum : minimum v cc of recommended operating conditions ? v d h _minimum : minimum release voltage of low - volt age detection reset see 12.7 . low - voltage detection characteristics . 12.4.9 gpio output characteristics (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol pin name conditions value unit remarks min typ output frequency t pcycle pxx * v cc v cc < 4.5v - 32 mhz * : gpio is a target. 0 . 2 v v d h _ m i n i m u m v c c _ m i n i m u m t p r t i n t e r n a l r s t v c c c p u o p e r a t i o n s t a r t r s t a c t i v e r e l e a s e t v c c r 0 . 2 v 0 . 2 v t o f f p x x t p c y c l e
document number: 002 - 05032 rev.*a page 113 of 191 s6e2c 1 series 12.4.10 external bus timing external bus clock output characteristics parameter symbol pin name conditions value unit remarks min typ output frequency t cycle mclkout *1 - 50 *2 mhz 1 : the external bus clock (mclkout) is a divided clock of hclk. for more information about setting of clock divider, see c hapter 14 : external bus interface in fm4 family peripheral manual main part ( 002 - 04856 ) . 2 : generate mclkout at setting more than four division s when the ahb bus clock exceeds 100 mhz . external bus signal i/o characteristics (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol conditions value unit remarks signal input characteristics v ih - 0.8 v cc v v il 0.2 v cc v signal output characteristics v oh 0.8 v cc v v ol 0.2 v cc v mclk input signal 0.8 v cc 0.8 v cc 0.8 vcc 0.8 vcc t cycle v ih v il v il v ih v oh v ol v ol v oh
document number: 002 - 05032 rev.*a page 114 of 191 s6e2c 1 series separate bus access asynchronous sram m ode (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol pin name conditions value unit remarks min max moex mini m um pulse width t oew moex - mclk n - 3 - ns mcsx csl C av mcsx[7 : 0], mad[24 : 0] - - 9 +9 ns moex oeh - ax moex, mad[24 : 0] - 0 mclk m+9 ns mcsx csl - oel moex, mcsx[7 : 0] - mclk m - 9 mclk m+9 ns moex oeh - csh - 0 mclk m+9 ns mcsx csl - rdqml mcsx, mdqm[ 3 : 0] - mclk m - 9 mclk m+9 ns data set up ds - oe moex, madata[ 3 1 : 0] - 20 - ns moex dh - oe moex, madata[ 3 1 : 0] - 0 - ns mwex mini m um pulse width t wew mwex - mclk n - 3 - ns mwex weh - ax mwex, mad[24 : 0] - 0 mclk m+9 ns mcsx csl - wel mwex, mcsx[7 : 0] - mclk n - 9 mclk n+9 ns mwex weh - csh - 0 mclk m+9 ns mcsx csl - wdqml mcsx, mdqm[ 3 : 0] - mclk n - 9 mclk n+9 ns mcsx csl - dx mcsx, madata[ 3 1 : 0] - mclk - 9 mclk + 9 ns mwex weh - dx mwex, madata[ 3 1 : 0] - 0 mclk m+9 ns note : ? when the external load capacitance c l = 30 pf (m = 0 to 15, n = 1 to 16)
document number: 002 - 05032 rev.*a page 115 of 191 s6e2c 1 series mclk mcsx[7 : 0] mad[24 : 0] mdqm[1 : 0] mwex madata[15 : 0] moex i n v a l i d a d d r e s s t c s l - o e l t c s l - a v r d a d d r e s s w d t d h - o e t d s - o e t w e h - d x t o e w t o e h - a x t o e h - c s h t w e w t c y c l e t c s l - w e l t c s l - a v t w e h - c s h t w e h - a x t c s l - w d q m l t c s l - r d q m l t c s l - d x
document number: 002 - 05032 rev.*a page 116 of 191 s6e2c 1 series separate bus access synchronous sram m ode (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol pin name conditions value unit remark s min max address delay time t av mclk, mad[24 : 0] - 1 9 ns mcsx delay time t csl mclk, mcsx[7 : 0] - 1 9 ns t csh - 1 9 ns moex delay time t rel mclk, moex - 1 9 ns t reh - 1 9 ns data set up ds mclk, madata[31 : 0] - 19 - ns mclk dh mclk, madata[31 : 0] - 0 - ns mwex delay time t wel mclk, mwex - 1 9 ns t weh - 1 9 ns mdqm[1 : 0] delay time t dqml mclk, mdqm[3 : 0] - 1 9 ns t dqmh - 1 9 ns mclk ods mclk, madata[31 : 0] - mclk+1 mclk+18 ns mclk od mclk, madata[31 : 0] - 1 18 ns note : ? when the external load capacitance cl = 30 pf mclk mcsx[7 : 0] mad[24 : 0] moex mwex madata[ 3 1: 0] mdqm[ 3 : 0] i n v a l i d t d q m l t r e h a d d r e s s t c s l t a v t r e l r d a d d r e s s w d t d q m h t w e h t w e l t d h t d s t o d t a v t c s h t c y c l e t d q m l t d q m h t o d s
document number: 002 - 05032 rev.*a page 117 of 191 s6e2c 1 series multiplexed bus access asynchronous sram m ode (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol pin name conditions value unit remarks min max multiplexed address delay time t ale - chmadv male, mad[24 : 0] - 0 10 ns multiplexed address hold time t chmadh - mclkn+0 mclkn+10 ns note : ? when the external load capacitance c l = 30 pf (m = 0 to 15, n = 1 to 16) mclk mcsx[7 : 0] male moex mwex madata[ 3 1: 0] mad [24 : 0] mdqm [ 3 : 0]
document number: 002 - 05032 rev.*a page 118 of 191 s6e2c 1 series multiplexed bus access synchronous sram m ode (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol pin name conditions value unit remarks min max male delay time t chal mclk, male - 1 9 t chah - 1 9 mclk chmadv m clk, mad ata [ 31 : 0] - 1 t od ns mclk chmadx - 1 t od ns note : ? when the external load capacitance c l = 30 pf mclk mcsx[7 : 0] male moex mwex madata[ 3 1: 0] mad [24 : 0] m dqm [ 3 : 0]
document number: 002 - 05032 rev.*a page 119 of 191 s6e2c 1 series nand flash m ode (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol pin name conditions value unit remarks min max mnrex min pulse width t nrew mnrex - mclkn - 3 - ns data set up ds C nre mnrex, madata[31 : 0] - 20 - ns mnrex dh C nre mnrex, madata[31 : 0] - 0 - ns mnale aleh - nwel mnale, mnwex - mclkm - 9 mclkm+9 ns mnale alel - nwel mnale, mnwex - mclkm - 9 mclkm+9 ns mncle cleh - nwel mncle, mnwex - mclkm - 9 mclkm+9 ns mnwex nweh - clel mncle, mnwex - 0 mclkm+9 ns mnwex min pulse width t nwew mnwex - mclkn - 3 - ns mnwex nwel C dv mnwex, madata[31 : 0] - - 9 9 ns mnwex nweh C dx mnwex, madata[31 : 0] - 0 mclkm+9 ns note : ? when the external load capacitance c l = 30 pf (m = 0 to 15, n = 1 to 16) nand flash read mclk mnrex madata [ 3 1 : 0 ] read
document number: 002 - 05032 rev.*a page 120 of 191 s6e2c 1 series nand flash address write nand flash command write mclk mnale mncle madata [ 3 1 : 0 ] mnwex write write mclk mnale mncle madata [ 3 1 : 0 ] mnwex
document number: 002 - 05032 rev.*a page 121 of 191 s6e2c 1 series external ready input timing (v cc = 2.7v to 5.5v, v ss = 0v ) parameter symbol pin name conditions value unit remarks min max mclk rdyi mclk, mrdy - 19 - ns ? when rdy is input ? when rdy is released mclk original moex mwex mrdy mclk extended moex mwex mrdy over 2cycle t rdyi 2 cycles t rdyi 0.5v cc
document number: 002 - 05032 rev.*a page 122 of 191 s6e2c 1 series sdram m ode (v cc = 2.7v to 3.6v, v ss = 0v) parameter symbol pin name value unit unit remarks min max output frequency t cycsd msdclk - - 50 mhz address delay time t aosd msdclk, mad[15 : 0] - 2 12 ns msdclk dosd msdclk, madata[31 : 0] - 2 12 ns msdclk dozsd msdclk, madata[31 : 0] - 2 19.5 ns mdqm[3 : 0] delay time t wrosd msdclk, mdqm[1 : 0] - 1 12 ns mcsx delay time t mcssd msdclk, mcsx8 - 2 12 ns mrasx delay time t rassd msdclk, mrasx - 2 12 ns mcasx delay time t cassd msdclk, mcasx - 2 12 ns msdwex delay time t mwesd msdclk, msdwex - 2 12 ns msdcke delay time t ckesd msdclk, msdcke - 2 12 ns data set up time t dssd msdclk, madata[31 : 0] - 19 - ns data hold time t dhsd msdclk, madata[31 : 0] - 0 - ns note : ? when the external load capacitance c l = 30 pf
document number: 002 - 05032 rev.*a page 123 of 191 s6e2c 1 series sdra m access r d w d m s d c l k m d q m [ 1 : 0 ] m c s x m r a s x m c a s x m s d w e x m s d c k e m a d a t a [ 1 5 : 0 ] a d d r e s s m a d a t a [ 1 5 : 0 ] m a d [ 2 4 : 0 ] t c y c s d t a o s d t w r o s d t m c s s d t r a s s d t c a s s d t m w e s d t c k e s d t d o s d t d o z s d t d s s d t d h s d
document number: 002 - 05032 rev.*a page 124 of 191 s6e2c 1 series 12.4.11 base timer input timing timer input timing (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol pin name conditions value unit remarks min max input pulse width t tiwh , t tiwl tioan/tiobn (when using as eck, tin) - 2t cycp - ns trigger input timing (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol pin name conditions value unit remarks min max input pulse width t trgh , t trgl tioan/tiobn (when using as tgin) - 2t cycp - ns note : ? t cycp indicates the apb bus clock cycle time. for more information a bout the apb bus number to which the base timer is connected, see 8 . block diagram in this data sheet. eck tin tgin t tiwh v ihs v ihs v ils v ils t tiw l t trgh v ihs v ihs v ils v ils t trg l
document number: 002 - 05032 rev.*a page 125 of 191 s6e2c 1 series 12.4.12 csio (spi) timing synchronous s erial (spi = 0, scinv = 0) (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol pin name conditions v cc < 4.5 v v cc 4.5 v unit min max min max baud rate - - - 8 - 8 mbps serial clock cycle time t scyc sckx internal shift clock operation 4t cycp - 4t cycp - ns scksot delay time slovi sckx, sotx - 30 + 30 - 20 + 20 ns sinsck ivshi sckx, sinx 50 - 30 - ns scksin shixi sckx, sinx 0 - 0 - ns serial clock l pulse width t slsh sckx external shift clock operation 2t cycp - 10 - 2t cycp - 10 - ns serial clock h pulse width t shsl sckx t cycp + 10 - t cycp + 10 - ns scksot delay time slove sckx, sotx - 50 - 30 ns sinsck ivshe sckx, sinx 10 - 10 - ns scksin shixe sckx, sinx 20 - 20 - ns sck fall time t f sckx - 5 - 5 ns sck rise time t r sckx - 5 - 5 ns notes : ? ? the above characteristics apply to clk synchronous mode. ? t cycp indicates the apb bus clock cycle time. for more information about the apb bus number to which the multi - function serial is connected , see 8 . block diagram in this data sheet. ? these characteristics only guarantee the same relocate port number ; f or example, the combination of sclkx_0 and sotx_1 is not guaranteed. ? when the external load capacitance c l = 30 pf .
document number: 002 - 05032 rev.*a page 126 of 191 s6e2c 1 series ms bit = 0 ms bit = 1 t slsh t shsl v ih t f t r v ih v oh v ih v il v il v ol v ih v il v ih v il t slove t ivshe t shixe sck sot sin sck sot sin t scyc v oh v oh v ol v ol v ol v ih v il v ih v il t slovi t ivshi t shixi
document number: 002 - 05032 rev.*a page 127 of 191 s6e2c 1 series synchr onous serial (spi = 0, scinv = 1 ) (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol pin name conditions v cc < 4.5 v v cc 4.5 v unit min max min max baud rate - - - - 8 - 8 mbps serial clock cycle time t scyc sckx internal shift clock operation 4t cycp - 4t cycp - ns scksot delay time shovi sckx, sotx - 30 + 30 - 20 + 20 ns sinsck ivsli sckx, sinx 50 - 30 - ns scksin hold time slixi sckx, sinx 0 - 0 - ns serial clock l pulse width t slsh sckx external shift clock operation 2t cycp - 10 - 2t cycp - 10 - ns serial clock h pulse width t shsl sckx t cycp + 10 - t cycp + 10 - ns scksot delay time shove sckx, sotx - 50 - 30 ns sinsck ivsle sckx, sinx 10 - 10 - ns scksin hold time slixe sckx, sinx 20 - 20 - ns sck fall time t f sckx - 5 - 5 ns sck rise time t r sckx - 5 - 5 ns notes : ? ? the above characteristics apply to clk synchronous mode. ? t cycp indicates the apb bus clock cycle time. for more information about the apb bus number to which the multi - function serial is connected , see 8 . block diagram in this data sheet. ? these characteristics only guarantee the same relocate port numbe r; f or example, the combination of sclkx_0 and sotx_1 is not guaranteed. ? when the external load capacitance c l = 30 pf .
document number: 002 - 05032 rev.*a page 128 of 191 s6e2c 1 series ms bit = 0 ms bit = 1 t shsl t slsh v ih t f t r v ih v oh v il v il v il v ol v ih v il v ih v il t shove t ivsle t slixe sck sot sin sck sot sin t scyc v oh v oh v oh v ol v ol v ih v il v ih v il t shovi t ivsli t slixi
document number: 002 - 05032 rev.*a page 129 of 191 s6e2c 1 series synchronous serial (spi = 1, scinv = 0 ) (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol pin name conditions v cc < 4.5 v v cc 4.5 v unit min max min max baud rate - - - - 8 - 8 mbps serial clock cycle time t scyc sckx internal shift clock operation 4t cycp - 4t cycp - ns scksot delay time shovi sckx, sotx - 30 + 30 - 20 + 20 ns sinsck ivsli sckx, sinx 50 - 30 - ns scksin hold time slixi sckx, sinx 0 - 0 - ns sotsck delay time sovli sckx, sotx 2t cycp - 30 - 2t cycp - 30 - ns serial clock l pulse width t slsh sckx external shift clock operation 2t cycp - 10 - 2t cycp - 10 - ns serial clock h pulse width t shsl sckx t cycp + 10 - t cycp + 10 - ns scksot delay time shove sckx, sotx - 50 - 30 ns sinsck ivsle sckx, sinx 10 - 10 - ns scksin hold time slixe sckx, sinx 20 - 20 - ns sck fall time t f sckx - 5 - 5 ns sck rise time t r sckx - 5 - 5 ns notes : ? ? the above characteristics apply to clk synchronous mode. ? t cycp indicates the apb bus clock cycle time. for more information about the apb bus number to which the multi - function serial is connected , see 8 . block diagram in this data sheet. ? these characterist ics only guarantee the same relocate port number ; f or example, the combination of sclkx_0 and sotx_1 is not guaranteed. ? when the external load capacitance c l = 30 pf .
document number: 002 - 05032 rev.*a page 130 of 191 s6e2c 1 series ms bit = 0 ms bit = 1 * : changes when writing to tdr register t f t r t slsh t shsl t shove v il v il v ih v ih v ih v oh * v ol v oh v ol v ih v il v ih v il t ivsle t slixe sck sot sin sck sot sin t sovli t scyc t shovi v ol v ol v oh v oh v ol v oh v ol v ih v il v ih v il t ivsli t slixi
document number: 002 - 05032 rev.*a page 131 of 191 s6e2c 1 series synchronous serial (spi = 1, scinv = 1) (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol pin name conditions v cc < 4.5 v v cc 4.5 v unit min max min max baud rate - - - - 8 - 8 mbps serial clock cycle time t scyc sckx internal shift clock operation 4t cycp - 4t cycp - ns scksot delay time slovi sckx, sotx - 30 + 30 - 20 + 20 ns sinsck ivshi sckx, sinx 50 - 30 - ns scksin hold time shixi sckx, sinx 0 - 0 - ns sotsck delay time sovhi sckx, sotx 2t cycp - 30 - 2t cycp - 30 - ns serial clock l pulse width t slsh sckx external shift clock operation 2t cycp - 10 - 2t cycp - 10 - ns serial clock h pulse width t shsl sckx t cycp + 10 - t cycp + 10 - ns scksot delay time slove sckx, sotx - 50 - 30 ns sinsck ivshe sckx, sinx 10 - 10 - ns scksin hold time shixe sckx, sinx 20 - 20 - ns sck fall time t f sckx - 5 - 5 ns sck rise time t r sckx - 5 - 5 ns notes : ? ? the above characteristics apply to clk synchronous mode. ? t cycp indicates the apb bus clock cycle time. for more information about the apb bus number to which the multi - function serial is connected , see 8 . block diagram in this data sheet. ? these characteristics only guarantee the same relocate port number ; f or example, the combination of sclkx_0 and sotx_1 is not guaranteed. ? when the external load capacitance c l = 30 pf .
document number: 002 - 05032 rev.*a page 132 of 191 s6e2c 1 series ms bit = 0 ms bit = 1 t shsl t r t slsh t f t slove v il v il v il v ih v ih v ih v oh v ol v oh v ol v ih v il v ih v il t ivshe t shixe sck sot sin sck sot sin t scyc t slovi v ol v oh v oh v oh v ol v oh v ol v ih v il v ih v il t ivshi t shixi t sovhi
document number: 002 - 05032 rev.*a page 133 of 191 s6e2c 1 series when using synchronous serial chip select (spi = 1, scinv = 0, ms = 0, cslvl = 1) (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol conditions v cc < 4.5 v v cc 4.5 v unit min max min max scs cssi internal shift clock operation (*1) - 50 (*1)+0 (*1) - 50 (*1)+0 ns sck hold time cshi ( *2 )+0 ( *2 )+50 ( *2 )+0 ( *2 )+50 ns scs deselect time t csdi (*3) - 50 +5t cycp (*3)+50 +5t cycp (*3) - 50 +5t cycp (*3)+50 +5t cycp ns scs csse external shift clock operation 3t cycp +30 - 3t cycp +30 - ns sck hold time cshe 0 - 0 - ns scs deselect time t csde 3t cycp +30 - 3t cycp +30 - ns scs dse - 40 - 40 ns scs dee 0 - 0 - ns (*1) : cssu bit valueserial chip select timing operating clock cycle [ns] (*2) : cshd bit valueserial chip select timing operating clock cycle [ns] (*3) : csds bit valueserial chip select timing operating clock cycle [ns] notes : ? ? t cycp indicates the apb bus clock cycle time. for more information about the apb bus number to which the multi - function serial is connected , see 8 . block diagram in this data sheet. ? for more information about cssu, cshd, csds, and the serial chip select timing operating clock, see fm4 family peripheral manual main part ( 002 - 04856 ) . ? when the external load capacitance c l = 30 pf .
document number: 002 - 05032 rev.*a page 134 of 191 s6e2c 1 series scs output sck output sot (spi=0) sot (spi=1) scs input sck input sot (spi=0) sot (spi=1) t c ss i t c s h i t c s d i t c ss e t c s h e t c s d e t d e e t d s e
document number: 002 - 05032 rev.*a page 135 of 191 s6e2c 1 series when using synchronous serial chip select (spi = 1, scinv = 1, ms = 0, cslvl = 1) (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol conditions v cc < 4.5 v v cc 4.5 v unit min max min max scs cssi internal shift clock operation (*1) - 50 (*1)+0 (*1) - 50 (*1)+0 ns sck hold time cshi ( *2 )+0 ( *2 )+50 ( *2 )+0 ( *2 )+50 ns scs deselect time t csdi (*3) - 50 +5t cycp (*3)+50 +5t cycp (*3) - 50 +5t cycp (*3)+50 +5t cycp ns scs csse external shift clock operation 3t cycp +30 - 3t cycp +30 - ns sck hold time cshe 0 - 0 - ns scs deselect time t csde 3t cycp +30 - 3t cycp +30 - ns scs dse - 40 - 40 ns scs dee 0 - 0 - ns (*1) : cssu bit valueserial chip select timing operating clock cycle [ns] (*2) : cshd bit valueserial chip select timing operating clock cycle [ns] (*3) : csds bit valueserial chip select timing operating clock cycle [ns] notes : ? ? t cycp indicates the apb bus clock cycle time. for more information about the apb bus number to which the multi - function serial is connected, see 8 . block diagram in this data sheet. ? for more information about cssu, cshd, csds, and the serial chip select timing operating clock, see fm4 family peripheral manual main part ( 002 - 04856 ) . ? when the external load capacitance c l = 30 pf .
document number: 002 - 05032 rev.*a page 136 of 191 s6e2c 1 series sot (spi=0) sot (spi=1) sck input sot (spi=0) sot (spi=1) scs input scs output sck output t c ss i t c s h i t c s d i t c ss e t c s h e t c s d e t d e e t d s e
document number: 002 - 05032 rev.*a page 137 of 191 s6e2c 1 series when using synchronous serial chip select (spi = 1, scinv = 0, ms = 0, cslvl = 0) (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol conditions v cc < 4.5 v v cc 4.5 v unit min max min max scssck cssi internal shift clock operation (*1) - 50 (*1)+0 (*1) - 50 (*1)+0 ns sckscs cshi ( *2 )+0 ( *2 )+50 ( *2 )+0 ( *2 )+50 ns scs deselect time t csdi (*3) - 50 +5t cycp (*3)+50 +5t cycp (*3) - 50 +5t cycp (*3)+50 +5t cycp ns scssck setup time csse external shift clock operation 3t cycp +30 - 3t cycp +30 - ns sckscs hold time cshe 0 - 0 - ns scs deselect time t csde 3t cycp +30 - 3t cycp +30 - ns scssot delay time dse - 40 - 40 ns scssot delay time dee 0 - 0 - ns (*1) : cssu bit valueserial chip select timing operating clock cycle [ns] (*2) : cshd bit valueserial chip select timing operating clock cycle [ns] (*3) : csds bit valueserial chip select timing operating clock cycle [ns] notes : ? ? t cycp indicates the apb bus clock cycle time. for more information about the apb bus number to which the multi - function serial is connected , see 8 . block diagram in this data sheet. ? for more information about cssu, cshd, csds, and the serial chip select timing operating clock, see fm4 family p eripheral m anual main part ( 002 - 04856 ) . ? when the external load capacitance c l = 30 pf .
document number: 002 - 05032 rev.*a page 138 of 191 s6e2c 1 series scs output sck output sot (spi=0) sot (spi=1) scs input sck input sot (spi=0) sot (spi=1) t c ss i t c s h i t c s d i t csse t cshe t csde t dee t dse
document number: 002 - 05032 rev.*a page 139 of 191 s6e2c 1 series when using synchronous serial chip select (spi = 1, scinv = 1 , ms = 0, cslvl = 0) (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol conditions v cc < 4.5 v v cc 4.5 v u nits min max min max scs cssi internal shift clock operation (*1) - 50 (*1)+0 (*1) - 50 (*1)+0 ns sck cshi ( *2 )+0 ( *2 )+50 ( *2 )+0 ( *2 )+50 ns scs deselect time t csdi (*3) - 50 +5t cycp (*3)+50 +5t cycp (*3) - 50 +5t cycp (*3)+50 +5t cycp ns scs csse external shift clock operation 3t cycp +30 - 3t cycp +30 - ns sck cshe 0 - 0 - ns scs deselect time t csde 3t cycp +30 - 3t cycp +30 - ns scs dse - 40 - 40 ns scs dee 0 - 0 - ns (*1) : cssu bit valueserial chip select timing operating clock cycle [ns] (*2) : cshd bit valueserial chip select timing operating clock cycle [ns] (*3) : csds bit valueserial chip select timing operating clock cycle [ns] notes : ? ? t cycp indicates the apb bus clock cycle time. for more information about the apb bus number to which the multi - function serial is connected , see 8 . block diagram in this data sheet. ? for more information about cssu, cshd, csds, and the serial chip s elect timing operating clock, see fm4 family p eripheral m anual main part ( 002 - 04856 ) . ? when the external load capacitance c l = 30 pf .
document number: 002 - 05032 rev.*a page 140 of 191 s6e2c 1 series scs output sck output sot (spi=0) sot (spi=1) scs input sck input sot (spi=0) sot (spi=1) t c ss i t c s h i t c s d i t csse t cshe t csde t dee t dse
document number: 002 - 05032 rev.*a page 141 of 191 s6e2c 1 series high - speed synchronous serial (spi = 0, scinv = 0) (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol pin name conditions v cc < 4.5v v cc 4.5v unit min max min max baud rate - - - - 25 - 25 mbps serial clock cycle time t scyc sckx internal shift clock operation 4t cycp - 4t cycp - ns sck slovi sckx, sotx - 10 + 10 - 10 + 10 ns sin ivshi sckx, sinx 14 - 12.5 - ns 12.5* sck shixi sckx, sinx 5 - 5 - ns serial clock l pulse width t slsh sckx external shift clock operation 2t cycp - 5 - 2t cycp - 5 - ns serial clock h pulse width t shsl sckx t cycp + 10 - t cycp + 10 - ns sck slove sckx, sotx - 15 - 15 ns sin ivshe sckx, sinx 5 - 5 - ns sck shixe sckx, sinx 5 - 5 - ns sck fall time t f sckx - 5 - 5 ns sck rise time t r sckx - 5 - 5 ns notes : ? ? the above characteristics apply to clk synchronous mode. ? t cycp indicates the apb bus clock cycle time. for more information about the apb bus number to which the multi - function serial is connected , see 8 . block diagram in this data sheet. ? these characteristics only guarantee the following pins: no chip select : sin4_0, sot4_0, sck4_0 chip select : sin6_0, sot6_0, sck6_0, scs60_0, scs61_0, scs62_0, scs63_0 ? w hen the external load capacitance c l = 30 pf . (for *, when c l = 10 pf )
document number: 002 - 05032 rev.*a page 142 of 191 s6e2c 1 series ms bit = 0 ms bit = 1 t slsh t shsl v ih t f t r v ih v oh v ih v il v il v ol v ih v il v ih v il t slove t ivshe t shixe sck sot sin sck sot sin t scyc v oh v oh v ol v ol v ol v ih v il v ih v il t slovi t ivshi t shixi
document number: 002 - 05032 rev.*a page 143 of 191 s6e2c 1 series high - speed synchronous serial (spi = 0, scinv = 1) (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol pin name conditions v cc < 4.5 v v cc 4.5 v unit min max min max baud rate - - - - 25 - 25 mbps serial clock cycle time t scyc sckx internal shift clock operation 4t cycp - 4t cycp - ns sck shovi sckx, sotx - 10 + 10 - 10 + 10 ns sin ivsli sckx, sinx 14 - 12.5 - ns 12.5* sck slixi sckx, sinx 5 - 5 - ns serial clock l pulse width t slsh sckx external shift clock operation 2t cycp - 5 - 2t cycp - 5 - ns serial clock h pulse width t shsl sckx t cycp + 10 - t cycp + 10 - ns sck shove sckx, sotx - 15 - 15 ns sin setup time ivsle sckx, sinx 5 - 5 - ns sck slixe sckx, sinx 5 - 5 - ns sck fall time t f sckx - 5 - 5 ns sck rise time t r sckx - 5 - 5 ns notes : ? ? the above characteristics apply to clk synchronous mode. ? t cycp indicates the apb bus clock cycle time. for more information about the apb bus number to which the multi - function serial is connected , see 8 . block diagram in this data sheet. ? these characteristics only guarantee the following pins: no chip select : sin4_0, sot4_0, sck4_0 chip select : sin6_0, sot6_0, sck6_0, scs60_0, scs61_0, scs62_0, scs63_0 ? when the external load capacitanc e c l = 30 pf . (for *, when c l = 10 pf )
document number: 002 - 05032 rev.*a page 144 of 191 s6e2c 1 series ms bit = 0 ms bit = 1 t shsl t slsh v ih t f t r v ih v oh v il v il v il v ol v ih v il v ih v il t shove t ivsle t slixe sck sot sin sck sot sin t scyc v oh v oh v oh v ol v ol v ih v il v ih v il t shovi t ivsli t slixi
document number: 002 - 05032 rev.*a page 145 of 191 s6e2c 1 series high - speed synchronous serial (spi = 1, scinv = 0 ) (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol pin name conditions v cc < 4.5 v v cc 4.5 v unit min max min max baud rate - - - - 25 - 25 mbps serial clock cycle time t scyc sckx internal shift clock operation 4t cycp - 4t cycp - ns sck shovi sckx, sotx - 10 + 10 - 10 + 10 ns sin ivsli sckx, sinx 14 - 12.5 - ns 12.5* sck slixi sckx, sinx 5 - 5 - ns sot delay time sovli sckx, sotx 2t cycp - 10 - 2t cycp - 10 - ns serial clock l pulse width t slsh sckx external shift clock operation 2t cycp - 5 - 2t cycp - 5 - ns serial clock h pulse width t shsl sckx t cycp + 10 - t cycp + 10 - ns sck shove sckx, sotx - 15 - 15 ns sin ivsle sckx, sinx 5 - 5 - ns sck slixe sckx, sinx 5 - 5 - ns sck fall time t f sckx - 5 - 5 ns sck rise time t r sckx - 5 - 5 ns notes : ? ? the above characteristics apply to clk synchronous mode. ? t cycp indicates the apb bus clock cycle time. for more information about the apb bus number to which the multi - function serial is connected , see 8 . block diagram in this data sheet. ? these characteristics only guarantee the following pins: no chip s elect : sin4_0, sot4_0, sck4_0 chip select : sin6_0, sot6_0, sck6_0, scs60_0, scs61_0, scs62_0, scs63_0 ? w hen the external load capacitance c l = 30 pf . ( f or *, when c l = 10 pf )
document number: 002 - 05032 rev.*a page 146 of 191 s6e2c 1 series ms bit = 0 ms bit = 1 * : changes when writing to tdr register t f t r t slsh t shsl t shove v il v il v ih v ih v ih v oh * v ol v oh v ol v ih v il v ih v il t ivsle t slixe sck sot sin sck sot sin t sovli t scyc t shovi v ol v ol v oh v oh v ol v oh v ol v ih v il v ih v il t ivsli t slixi
document number: 002 - 05032 rev.*a page 147 of 191 s6e2c 1 series high - speed synchronous serial (spi = 1, scinv = 1 ) (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol pin name conditions v cc < 4.5 v v cc 4.5 v unit min max min max baud rate - - - - 25 - 25 mbps serial clock cycle time t scyc sckx internal shift clock operation 4t cycp - 4t cycp - ns sck slovi sckx, sotx - 10 + 10 - 10 + 10 ns sin ivshi sckx, sinx 14 - 12.5 - ns 12.5* sck shixi sckx, sinx 5 - 5 - ns sot delay time sovhi sckx, sotx 2t cycp - 10 - 2t cycp - 10 - ns serial clock l pulse width t slsh sckx external shift clock operation 2t cycp - 5 - 2t cycp - 5 - ns serial clock h pulse width t shsl sckx t cycp + 10 - t cycp + 10 - ns sck slove sckx, sotx - 15 - 15 ns sin ivshe sckx, sinx 5 - 5 - ns sck shixe sckx, sinx 5 - 5 - ns sck fall time t f sckx - 5 - 5 ns sck rise time t r sckx - 5 - 5 ns notes : ? ? the above characteristics apply to clk synchronous mode. ? t cycp indicates the apb bus clock cycle time. for more information about the apb bus number to which the m ulti - function serial is connected , see 8 . block diagram in this data sheet. ? these characteristics only guarantee the following pins: no chip select : sin4_0, sot4_0, sck4_0 chip select : sin6_0, sot6_0, sck6_0, scs60_0, scs61_0, s cs62_0, scs63_0 ? w hen the external load capacitance c l = 30 pf . ( fo r *, when c l = 10 pf )
document number: 002 - 05032 rev.*a page 148 of 191 s6e2c 1 series ms bit = 0 ms bit = 1 t shsl t r t slsh t f t slove v il v il v il v ih v ih v ih v oh v ol v oh v ol v ih v il v ih v il t ivshe t shixe sck sot sin sck sot sin t scyc t slovi v ol v oh v oh v oh v ol v oh v ol v ih v il v ih v il t ivshi t shixi t sovhi
document number: 002 - 05032 rev.*a page 149 of 191 s6e2c 1 series when using high - speed synchronous serial c hip s elect (spi = 1, scinv = 0, ms = 0, cslvl = 1) (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol conditions v cc < 4.5 v v cc 4.5 v unit min max min max scs cssi internal shift clock operation (*1) - 20 (*1)+0 (*1) - 20 (*1)+0 ns sck hold time cshi ( *2 )+0 ( *2 )+20 ( *2 )+0 ( *2 )+20 ns scs deselect time t csdi (*3) - 20 +5t cycp (*3)+20 +5t cycp (*3) - 20 +5t cycp (*3)+20 +5t cycp ns scs csse external shift clock operation 3t cycp +15 - 3t cycp +15 - ns sck hold time cshe 0 - 0 - ns scs deselect time t csde 3t cycp +15 - 3t cycp +15 - ns scs dse - 25 - 25 ns scs dee 0 - 0 - ns (*1) : cssu bit valueserial chip select timing operating clock cycle [ns] (*2) : cshd bit valueserial chip select timing operating clock cycle [ns] (*3) : csds bit valueserial chip select timing operating clock cycle [ns] notes : ? ? t cycp indicates the apb bus clock cycle time. for more information about the apb bus number to which the m ulti - function serial is connected, see 8 . block diagram in this data sheet. ? for more information about cssu, cshd, csds, and the serial chip s elect timing operating clock, see fm4 family peripheral manual main part ( 002 - 04856 ) . ? when the external load capacitance c l = 30 pf .
document number: 002 - 05032 rev.*a page 150 of 191 s6e2c 1 series scs output sck output sot (spi=0) sot (spi=1) scs input sck input sot (spi=0) sot (spi=1) t c ss i t c s h i t c s d i t c ss e t c s h e t c s d e t d e e t d s e
document number: 002 - 05032 rev.*a page 151 of 191 s6e2c 1 series when using high - speed synchronous serial c hip s elect (spi = 1, scinv = 1, ms = 0, cslvl = 1) (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol conditions v cc < 4.5 v v cc 4.5 v unit min min min max scs cssi internal shift clock operation (*1) - 20 (*1)+0 (*1) - 20 (*1)+0 ns sck hold time cshi ( *2 )+0 ( *2 )+20 ( *2 )+0 ( *2 )+20 ns scs deselect time t csdi (*3) - 20 +5t cycp (*3)+20 +5t cycp (*3) - 20 +5t cycp (*3)+20 +5t cycp ns scs csse external shift clock operation 3t cycp +15 - 3t cycp +15 - ns sck hold time cshe 0 - 0 - ns scs deselect time t csde 3t cycp +15 - 3t cycp +15 - ns scs dse - 25 - 25 ns scs dee 0 - 0 - ns (*1) : cssu bit valueserial chip select timing operating clock cycle [ns] (*2) : cshd bit valueserial chip select timing operating clock cycle [ns] (*3) : csds bit valueserial chip select timing operating clock cycle [ns] notes : ? ? t cycp indicates the apb bus clock cycle time. for more information about the apb bus number to which the m ulti - function serial is connected , see 8 . block diagram in this data sheet. ? for more information about cssu, cshd, csds, and the serial chip select timing operating clock, see fm4 family peripheral manual main part ( 002 - 04856 ) . ? when the external load capacitance c l = 30 pf .
document number: 002 - 05032 rev.*a page 152 of 191 s6e2c 1 series scs output sck output sot (spi=0) sot (spi=1) scs intpu sck input sot (spi=0) sot (spi=1) t c ss i t c s h i t c s d i t c ss e t c s h e t c s d e t d e e t d s e
document number: 002 - 05032 rev.*a page 153 of 191 s6e2c 1 series when using high - speed synchronous serial c hip s elect (spi = 1, scinv = 0, ms = 0, cslvl = 0) (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol conditions v cc < 4.5 v v cc 4.5 v unit min max min max scs cssi internal shift clock operation (*1) - 20 (*1)+0 (*1) - 20 (*1)+0 ns sck hold time cshi ( *2 )+0 ( *2 )+20 ( *2 )+0 ( *2 )+20 ns scs deselect time t csdi (*3) - 20 +5t cycp (*3)+20 +5t cycp (*3) - 20 +5t cycp (*3)+20 +5t cycp ns scs csse external shift clock operation 3t cycp +15 - 3t cycp +15 - ns sck hold time cshe 0 - 0 - ns scs deselect time t csde 3t cycp +15 - 3t cycp +15 - ns scs dse - 25 - 25 ns scs dee 0 - 0 - ns (*1) : cssu bit valueserial chip select timing operating clock cycle [ns] (*2) : cshd bit valueserial chip select timing operating clock cycle [ns] (*3) : csds bit valueserial chip select timing operating clock cycle [ns] notes : ? ? t cycp indicates the apb bus clock cycle time. for more information about the apb bus number to which the m ulti - function serial is connected , see 8 . block diagram in this data sheet. ? for more information about cssu, cshd, csds, and the serial chip select timing operating clock, see fm4 family peripheral manual main part ( 002 - 04856 ) . ? when the external load capacitance c l = 30 pf .
document number: 002 - 05032 rev.*a page 154 of 191 s6e2c 1 series scs output sck output sot (spi=0) sot (spi=1) scs input sck input sot (spi=0) sot (spi=1) t c ss i t c s h i t c s d i t csse t cshe t csde t dee t dse
document number: 002 - 05032 rev.*a page 155 of 191 s6e2c 1 series w hen using high - speed synchronous serial c hip s elect (spi = 1, scinv = 1, ms = 0, cslvl = 0) (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol conditions v cc < 4.5 v v cc 4.5 v unit min max min max scs cssi internal shift clock operation (*1) - 20 (*1)+0 (*1) - 20 (*1)+0 ns sck hold time cshi ( *2 )+0 ( *2 )+20 ( *2 )+0 ( *2 )+20 ns scs deselect time t csdi (*3) - 20 +5t cycp (*3)+20 +5t cycp (*3) - 20 +5t cycp (*3)+20 +5t cycp ns scs csse external shift clock operation 3t cycp +15 - 3t cycp +15 - ns sck hold time cshe 0 - 0 - ns scs deselect time t csde 3t cycp +15 - 3t cycp +15 - ns scs dse - 40 - 40 ns scs dee 0 - 0 - ns (*1) : cssu bit valueserial chip select timing operating clock cycle [ns] (*2) : cshd bit valueserial chip select timing operating clock cycle [ns] (*3) : csds bit valueserial chip select timing operating clock cycle [ns] notes : ? ? t cycp indicates the apb bus clock cycle time. for more information about the apb bus number to which the m ulti - function serial is connected , see 8 . block diagram in this data sheet. ? for more informati on about cssu, cshd, csds, and the serial chip select timing operating clock, see fm4 family peripheral manual main part ( 002 - 04856 ) . ? when the external load capacitance c l = 30 pf .
document number: 002 - 05032 rev.*a page 156 of 1 91 s6e2c 1 series scs output sck output sot (spi=0) sot (spi=1) scs input sck input sot (spi=0) sot (spi=1) t c ss i t c s h i t c s d i t csse t cshe t csde t dee t dse
document number: 002 - 05032 rev.*a page 157 of 191 s6e2c 1 series external c lock (ext = 1) : when in asynchronous m ode only (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol condition value unit remarks min max serial clock l pulse width t slsh c l = 30 pf t cycp + 10 - ns serial clock h pulse width t shsl t cycp + 10 - ns sck fall time t f - 5 ns sck rise time t r - 5 ns t shsl v i l v i l v i l v ih v ih v ih t r t f t slsh s ck
document number: 002 - 05032 rev.*a page 158 of 191 s6e2c 1 series 12.4.13 external input timing (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol pin name conditions value unit remarks min max input pulse width t inh , t inl adtgx - 2t cycp *1 - ns a/d converter trigger input frckx free - run timer input clock icxx input capture dttixx - 2t cycp *1 - ns waveform generator int00 to int31, nmix - 2t cy cp + 100 *1 - ns external interrupt, nmi 500 *2 - ns wkupx - 500 *3 - ns deep standby wake up 1 : t cycp indicates the apb bus clock cycle time except stop when in stop mode, in t imer mode. for more information about the apb bus number to which the a/d converter, multi - function timer, and external interrupt are connecte d , see 8 . block diagram in this data sheet. 2 : when in stop mode, in t imer mode 3 : when in deep s tandby rtc mod e, in deep s tandby stop mode
document number: 002 - 05032 rev.*a page 159 of 191 s6e2c 1 series 12.4.14 quadrature position/revolution counter timing ( v cc = av cc = 2.7v to 5.5v, v ss = av ss = 0v, t a = - 40c to +105c ) parameter symbol conditions value unit min max ain pin h width t ahl - 2t cycp * - ns ain pin l width t all - bin pin h width t bhl - bin pin l width t bll - bin rise time from ain pin h level t aubu pc_mode2 or pc_mode3 ain fall time from bin pin h level t buad pc_mode2 or pc_mode3 bin fall time from ain pin l level t adbd pc_mode2 or pc_mode3 ain rise time from bin pin l level t bdau pc_mode2 or pc_mode3 ain rise time from bin pin h level t buau pc_mode2 or pc_mode3 bin fall time from ain pin h level t aubd pc_mode2 or pc_mode3 ain fall time from bin pin l level t bdad pc_mode2 or pc_mode3 bin rise time from ain pin l level t adbu pc_mode2 or pc_mode3 zin pin h width t zhl qcr : cgsc = 0 zin pin l width t zll qcr : cgsc = 0 ain/bin rise and fall time from determined zin level t zabe qcr : cgsc = 1 determined zin level from ain/bin rise and fall time t abez qcr : cgsc = 1 * : t cycp indicates the apb bus clock cycle time except when in stop mode, in t imer mode. for more information about the apb bus number to which the quadrature position/revolution counter is connected , see 8 . block diagram in this data sheet. ain bin t aubu t buad t adbd t bdau t ahl t all t bhl t bll
document number: 002 - 05032 rev.*a page 160 of 191 s6e2c 1 series zin zin ain/bin bin t buau t aubd t bdad t adbu t bhl t bll t ahl t all ain
document number: 002 - 05032 rev.*a page 161 of 191 s6e2c 1 series 12.4.15 i 2 c timing standard - mode , fast - mode (v cc = 2.7v to 5.5v, v ss = 0v ) parameter symbol conditions standard - mode fast - mode unit remarks min max min max scl clock frequency f scl c l = 30 pf , r = (vp/i ol ) *1 0 100 0 400 khz (repeated) start condition hold time sda hdsta 4.0 - 0.6 - s low 4.7 - 1.3 - s high 4.0 - 0.6 - s susta 4.7 - 0.6 - s hddat 0 3.45 *2 0 0.9 *3 s sudat 250 - 100 - ns stop condition setup time scl susto 4.0 - 0.6 - s buf 4.7 - 1.3 - s sp 2 mhz cycp cycp *4 - 2 t cycp *4 - ns *5 40 mhz cycp cycp *4 - 4 t cycp *4 - ns 60 mhz cycp cycp *4 - 6 t cycp *4 - ns 80 mhz cycp cycp *4 - 8 t cycp *4 - ns 1 : r and c l represent the pull - up resistance and load capacitance of the scl and sda lines, respectively. v p indicates the power supply voltage of the pull - up resistance and i ol indicates v ol guaranteed current. 2 : the maximum t hddt must not extend beyond the low period (t low ) of the devices scl signal. 3 : fast - mode i 2 c bus device can be used on a standard - mode i 2 c bus system as long as the device satisfies the requirement of "t sudat 250 ns . 4 : t cycp is the apb bus clock cycle ti me. for more information about the apb bus number to which the i 2 c is connected , see 8 . block diagram in this data sheet. when using standard - mode, the peripheral bus clock must be set more than 2 mhz. when using fast - mode, the peripheral bus clock must be set more than 8 mhz. 5 : the noise filter time can be changed by register settings. change the number of the noise filter steps according to the apb bus clock frequency.
document number: 002 - 05032 rev.*a page 162 of 191 s6e2c 1 series fast m ode plus (fm+) (v cc = 2.7v to 5.5v, v ss = 0v) parameter symbol conditions fast m ode plus (fm+)*6 unit remarks min max scl clock frequency f scl c l = 30 pf , r = (vp/i ol ) *1 0 1000 khz (repeated) start condition hold time sda hdsta 0.26 - s scl clock l width t low 0.5 - s scl clock h width t high 0.26 - s scl clock frequency t susta 0.26 - s (repeated) start condition hold time sda hddat 0 0.45 *2, *3 s data setup time sda sudat 50 - ns stop condition setup time scl susto 0.26 - s bus free time between " stop condition" and "start condition" t buf 0.5 - s noise filter t sp 60 mhz cycp cycp *4 - ns *5 80 mhz cycp cycp *4 - ns 1 : r and c l represent the pull - up resistance and load capacitance of the scl and sda lines, respectively. v p indicates the power supply voltage of the pull - up resistance and i ol indicates v ol guarante ed current. 2 : the maximum t hddt must not extend beyond the low pe riod (t low ) of the devices scl signal. 3 : the fast mode i 2 c bus device can be used on a standard - mode i 2 c bus system as long as the device satisfies the requirement of "t sudat 250 ns . 4 : t cycp is the apb bus clock cycle time. for more information about the apb bus number t o which the i 2 c is connected , see 8 . block diagram in this data sheet. to use fast mode plus (fm+), set the peripheral bus clock at 64 mhz or more. 5 : the noise filter time can be changed by register settings. change the number of the noise f ilter steps according to the apb bus clock frequency. 6 : when using fast mode plus (fm+), set the i/o pin to the mode corresponding to i 2 c fm+ in the epfr register. see c hapter 12 : i/o p ort in fm4 family peripheral manual main part ( 002 - 04856 ) for the details.
document number: 002 - 05032 rev.*a page 163 of 191 s6e2c 1 series 12.4.16 sd card interface timing default - speed m ode ? clock clk (all values are refer ence d to v ih and v il transition points ) (v cc = 2.7v to 3.6v, v ss = 0v ) parameter symbol pin name conditions value remarks min max clock frequency data transfer m ode f pp s_clk c card od s_clk 0 / 100 400 khz clock low time t wl s_clk 10 - ns clock high time t wh s_clk 10 - ns clock ris e time t tlh s_clk - 10 ns clock fall time t thl s_clk - 10 ns * : 0 hz means to stop the clock. the given minimum frequency range is for cases w h ere a continu ou s clock is required. ? card inputs cmd, dat (referenced to c lock clk ) parameter symbol pin name conditions value remarks min max input set - up time t isu s_cmd , s_data3 : 0 c card ih s_cmd , s_data3 : 0 5 - ns ? card outputs cmd, dat (referenced to c lock clk ) parameter symbol pin name conditions value remarks min max output delay time during data transfer m ode t odly s_cmd , s_data3 : 0 c card odly s_cmd , s_data3 : 0 0 50 ns defa u lt - speed m ode note s : ? the card input corresponds to the host output and the card output corresponds to the host input because this model is the host. ? for more information about clock frequency (f pp ), see c hapter 15 : sd card interface in fm4 family peripheral manual main part ( 002 - 04856 ) . v il v il t wl t wh v ih v ih v ih t thl t tlh t isu v ih v il v ih v il t ih v oh v ol v oh v ol t odly(max) t odly(min) s_cmd, s_data3: 0 (card output) s_cmd, s_data3: 0 (card input) s_clk (sd clock)
document number: 002 - 05032 rev.*a page 164 of 191 s6e2c 1 series high - s peed m ode ? clock clk (all values are referred to v ih and v il ) (v cc = 2.7v to 3.6v, v ss = 0v ) parameter symbol pin name conditions value remarks min max clock frequency data transfer m ode f pp s_clk c card wl s_clk 7 - ns clock high time t wh s_clk 7 - ns clock rise time t tlh s_clk - 3 ns clock fall time t thl s_clk - 3 ns ? card inputs cmd, dat (referenced to c lock clk ) parameter symbol pin name conditions value remarks min max input set - up time t isu s_cmd , s_data3 : 0 c card ih s_cmd , s_data3 : 0 2 - ns ? card outputs cmd, dat (referenced to c lock clk ) parameter symbol pin name conditions value remarks min max output delay time during data transfer mode t odly s_cmd , s_data3 : 0 c l oh s_cmd , s_data3 : 0 c l l - 1card - 40 pf * : in order to satisfy severe timing, host shall drive only one card. high - s peed m ode notes : ? the card input corresponds to the host output and the card output corresponds to the host input because this model is the host. ? for more information about clock frequency (f pp ), see c hapter 15 : sd card interface in fm4 family peripheral manual main part ( 002 - 04856 ) . v il v il t wl t wh v ih v ih v ih t thl t tlh t isu v ih v il v ih v il t ih v oh v ol v oh v ol t odly(max) t oh(min) 50%v cc 50%v cc s_cmd, s_data3: 0 (card output) s_cmd, s_data3: 0 (card input) s_clk (sd clock)
document number: 002 - 05032 rev.*a page 165 of 191 s6e2c 1 series 12.4.17 etm / htm timing (v cc = 2.7v to 5.5v, v ss = 0v ) parameter symbol pin name conditions value unit remarks min max data hold t etmh traceclk, traced[15 : 0] v cc v cc traceclk frequency 1/t trace traceclk v cc v cc traceclk clock cycle t trace v cc v cc note : ? when the external load capacitance c l = 30 pf . hclk traceclk traced[ 15 : 0]
document number: 002 - 05032 rev.*a page 166 of 191 s6e2c 1 series 12.4.18 jtag timing (v cc = 2.7v to 5.5v, v ss = 0v ) parameter symbol pin name conditions value unit remarks min max tms, tdi setup time t jtags tck, tms, tdi v cc v cc jtagh tck, tms, tdi v cc v cc jtagd tck, tdo v cc v cc note : ? when the external load capacitance c l = 30 pf . tck tms/ tdi tdo
document number: 002 - 05032 rev.*a page 167 of 191 s6e2c 1 series 12.4.19 i 2 s timing master m ode t iming (v cc = 2.7v to 5.5v, v ss = 0v ) parameter symbol pin name conditions value unit remarks min max output frequency f mcyc i2sck - - 12.288 mhz output clock pulse width t mhw i2sck - 45 55 % t mlw 45 55 % i2sck dfs i2sck, i2sws - 0 24.0 ns i2sck * t ddo i2sck, i2sdo - 0 24.0 ns i2sdi hsdi i2sck, i2sdi - 25.0 - ns i2sdi hdj - 0 - ns i nput signal rise time t fi i2sdi - - 5 ns input signal fall time t fi - - 5 ns * : except for the first bit of transmission frame note s : ? when the external load capacitance c l = 2 0 pf ? when i2sws = 48 khz , i2mclk = 256 i2sws frame synchronization signal (i2sws) is settable to 48 khz , 32 khz , 16 khz . s ee c hapter 7 - 2 : i 2 s (inter - ic sound bus) interface in fm4 family peripheral manual communication macro part ( 002 - 04862 ) for the details.
document number: 002 - 05032 rev.*a page 168 of 191 s6e2c 1 series note : ? see c hapter 7 - 2 : i 2 s (inter - ic sound bus) interface in fm4 family peripheral manual communication macro part ( 002 - 04862 ) for the details of cpol, fsph, fslin, and smpl . i 2 sck ( cpol = 0 ) t mhw t mlw f mcyc i 2 sck ( cpol = 1 ) t dfs t dfs i 2 sws ( fsph = 0 , fsln = 0 ) t dfs t dfs i 2 sws ( fsph = 1 , fsln = 0 ) t dfs i 2 sws ( fsph = 0 , fsln = 1 ) t dfs t dfs t dfs i 2 sws ( fsph = 1 , fsln = 1 ) t ddo i 2 sdo i 2 sdi ( smpl = 0 ) t sdi t hdi t sdi t hdi i 2 sdi ( smpl = 1 ) t sdi t hdi i 2 sdi 0 . 8 v cc 0 . 8 v cc 0 . 2 v cc 0 . 2 v cc 0 . 8 v cc t fi t ri
document number: 002 - 05032 rev.*a page 169 of 191 s6e2c 1 series s lave m ode timing (v cc = 2.7v to 5.5v, v ss = 0v ) parameter symbol pin name conditions value unit remarks min max input frequency f s c yc i2sck - - 12.288 mhz input clock pulse width t shw i2sck - 45 55 % t slw 45 55 % i2sws sfi i2sck, i2sws - 8 - ns i2sws hfi i2sck, i2sws - 0 - ns i2sck *1 t ddo i2sck, i2sdo - 0 32 ns i2sck * 2 t dfb1 - 0 32 ns i2sdi sdi i2sck, i2sdi - 8 - ns i2sdi hdi - 0 - ns i nput signal rise time t fi i2sck, i2sws, i2sdi - - 5 ns input signal fall time t fi - - 5 ns 1 : except for the first bit of transmission frame 2 : when fsph bit = 1 . note s : ? when the external load capacitance c l = 2 0 pf ? when i2sws = 48 khz , i2mclk = 256 i2sws frame synchronization signal (i2sws) is settable to 48 khz , 32 khz , 16 khz . see c hapter 7 - 2 : i 2 s (inter - ic sound bus) interface in fm4 family peripheral manual communication macro part ( 002 - 04862 ) for the details.
document number: 002 - 05032 rev.*a page 170 of 191 s6e2c 1 series note s : ? see c hapter 7 - 2 : i 2 s (inter - ic sound bus) interface in fm4 family peripheral manual communication macro part ( 002 - 04862 ) for the details of fsph, fsln, smpl ? i2sck input is selectable p olarity by cpol bit of cntreg register i 2 sck ( cpol = 0 ) t shw t slw f scyc i 2 sck ( cpol = 1 ) t sfi t hfi i 2 sws ( fsph = 0 , fsln = 0 ) t sfi t hfi i 2 sws ( fsph = 1 , fsln = 0 ) t sfi i 2 sws ( fsph = 0 , fsln = 1 ) i 2 sws ( fsph = 1 , fsln = 1 ) t ddo i 2 sdo i 2 sdi ( smpl = 0 ) t sdi t hdi t sdi t hdi i 2 sdi ( smpl = 1 ) t sdi t hdi t sfi t dfb1 1 i 2 s c k i 2 s w s i 2 s d i 0 . 8 v c c 0 . 8 v c c 0 . 2 v c c 0 . 2 v c c 0 . 8 v c c t f i t r i
document number: 002 - 05032 rev.*a page 171 of 191 s6e2c 1 series i2smclk input characteristics (v cc = 2.7v to 5.5v, v ss = 0v ) parameter symbol pin name conditions value unit remarks min max input frequency f chs i2s m ck - - 25 mhz input clock cycle t cylhs - - 40 - ns input clock pulse width - - p whs /t cylhs p wls /t cylhs 45 55 % when using external clock input clock rise time and fall time t cfs t crs - - - 5 ns when using external clock i2smclk output characteristics (v cc = 2.7v to 5.5v, v ss = 0v ) parameter symbol pin name conditions value unit remarks min max out put frequency f chs i2s m ck - - 12.288 mhz i 2 s m c l k 0 . 8 v c c 0 . 8 v c c 0 . 2 v c c 0 . 2 v c c 0 . 8 v c c t c f s t c r s p w h s p w l s t c y l h s
document number: 002 - 05032 rev.*a page 172 of 191 s6e2c 1 series 12.4.20 high - s peed quad spi timing (v cc = 2.7v to 3.6v, v ss = 0v ) parameter symbol pin name conditions value unit remarks min max s erial clock frequency t scycm q_sck_0 c l = 15 pf , v cc = 3.0 to 3.6v - 66 mhz *1 c l = 30 pf - 50 mhz *2 enabled cs oslsk02 q_sck_0, q_cs0_0, q_cs1_0, q_cs2_0 c l = 30 pf 1.5 scycm - 5 - ns enabled cs oslsk13 t scycm - 5 - ns clk last osksl02 t scycm - ns clk last osksl13 1.5 scycm - ns sio d ata output time t osdat q_sck_0, q_io0_0, q_io1_0, q_io2_0, q_io3_0 c l = 15 pf , v cc = 3.0 to 3.6v 0 5 ns c l = 30 pf 0 5 sio s etup t dsset c l = 30 pf 3 - ns *1 10 - *2 sio h old t sdhold c l = 30 pf 0.5 scycm - ns 1 : when rtm = 1 and mode = 0, 1, 3 2 : when rtm = 1 and mode = 2 or rtm = 0 and mode = 0, 1, 2, 3 note s : ? see c hapter 8 - 3 : high - s peed quad spi controller in fm4 family peripheral manual communication macro part ( 002 - 04862 ) for the detail of rtm mode . ? when using high - s peed quad spi , please set pds r register to s et the pin drive capability for v cc = 3 v. see c hapter 12 : i/o port in fm4 family peripheral manual main part ( 002 - 04856 ) for the details.
document number: 002 - 05032 rev.*a page 173 of 191 s6e2c 1 series q _ c s 0 , q _ c s 1 , q _ c s 2 t o s l s k 0 2 t d s s e t q _ s c k m o d e 0 m o d e 2 m o d e 1 m o d e 3 t o s l s k 1 3 t s c y c m t o s k s l 0 2 t o s k s l 1 3 i n p u t t s d h o l d o u t p u t t o s d a t q _ i o 0 , q _ i o 1 , q _ i o 2 , q _ i o 3
document number: 002 - 05032 rev.*a page 174 of 191 s6e2c 1 series 12.5 12 - bit a/d converter electrical characteristics for the a/d converter (v cc = a v cc = 2.7v to 5.5v, v ss = a v ss = avrl = 0v ) parameter symbol pin name value unit remarks min typ max resolution - - - - 12 bit integral nonlinearity - - - 4.5 - + 4.5 lsb avrh = 2.7 v to 5.5 v differential nonlinearity - - - 2.5 - + 2.5 lsb zero transition voltage v z t an xx - 15 - + 15 mv fu ll - scale transition voltage v fst an xx avrh C cc - 15 - av cc + 15 mv conversion time - - 0 . 5 *1 - - cc s - 0.15 - 10 cc cc < 4.5 v compare clock cycle *3 t cck - 2 5 - 1000 ns av cc cc < 4.5 v state transition time to operation permission t s t t - - - 1.0 ain - - - 12.05 pf analog input resistance r ain - - - 1. 2 k cc cc < 4.5 v interchannel disparity - - - - 4 lsb analog port input leak current - an xx - - 5 ss - avrh v av ss - av cc v reference voltage - avrh 4.5 - av cc v tcck cc tcck ss - av ss v 1 : the conversion time is the value of sampling time ( t s ) + compare time ( t c ). the condition of the minimum conversion time is when the value of ts = 150 ns and tc = 350 ns (av cc 4.5v). ensure that it satisfies the value of sampling time ( t s ) and compare clock cycle ( t cck ). for setting of sampling time and compare clock cycle, see c hapter 1 - 1 : a/d converter in fm4 family peripheral manual analog macro part ( 002 - 04860 ) . the register setting of the a/d converter is reflected by the apb bus clock timing. for more information about the apb bus number to which the a/d converter is connected, see 8 . block diagram in this data sheet. the sampling clock and compare clock are set at base clock (hclk). 2 : a necessary sampling time changes by external impedance. ensure that it set s the sampling time to sat isfy (equation 1). 3 : the compare time ( t c ) is the value of (equation 2).
document number: 002 - 05032 rev.*a page 175 of 191 s6e2c 1 series (equation 1) t s (r ain + r ext ) c ain 9 t s : sampling time r ain : input resistance of a/d = 1.2 k at 4.5 v av cc 5.5 v input res istance of a/d = 1.8 k at 2.7 v av cc < 4.5 v c ain : input cap acity of a/d = 12.05 pf at 2.7 v av cc 5.5 v r ext : output impedance of external circuit (equation 2) t c = t cck 14 t c : compare time t cck : compare clock cycle analog signal source an xx analog input pin comparator r ai n c ain rext rin cin
document number: 002 - 05032 rev.*a page 176 of 191 s6e2c 1 series definition of 12 - bit a/d converter terms ? resolution : analog variation that is recognized by an a/d converter. ? integral n onlinearity : deviation of the line between the zero - transition point (0b000000000000 0b000000000001) and the full - scale transition point (0b111111111110 0b111111111111) from the actual conversion characteristics. ? differential n onlinearity : deviation from the ideal value of the input voltage that is required to change the output code by 1 lsb. integral n onlinearity of digital output n = v nt - {1lsb (n - 1) + v z t } [lsb] 1lsb differential n onlinearity of digital output n = v (n + 1) t - v nt - 1 [lsb] 1lsb 1lsb = v fst - v z t 4094 n : a/d converter digital output value. v z t : voltage at which the digital output changes from 0x000 to 0x001. v fst : voltage at which the digital output changes from 0xffe to 0xfff. v nt : voltage at which the digital output changes from 0x(n ? 1) to 0xn. integral nonl inearity differential non linearity digital output digital output actual conversion characteristics actual conversion characteristics ideal characteristics (actually - measured value) actual conversion characteristics actual conversion characteristics (actually - measured value) (actually - measured value) ideal characteristics (actually - measured value) analog input analog input (actually - measured value) 0x001 0x002 0x003 0x004 0x f fd 0x f fe 0x f ff avss avrh avss avrh 0x(n - 2) 0x(n - 1) 0x(n+1) 0xn {1 lsb(n - 1) + v zt } v nt v fst v zt v nt v (n+1)t
document number: 002 - 05032 rev.*a page 177 of 191 s6e2c 1 series 12.6 12 - bit d/a converter electrical characteristics for the d/a converter (v cc = a v cc = 2.7v to 5.5v, v ss = a v ss = 0v ) parameter symbol pin name value unit remarks min typ max resolution - da x - - 12 bit conversion time t c20 0.56 0.69 0.81 c100 2.79 3.42 4.06 * inl - 16 - + 16 lsb differential nonlinearity * dnl - 0.98 - + 1 .5 lsb output voltage offset v off - - + 10 mv when setting 0x000 - 20.0 - + 1.4 mv when setting 0x f ff analog output impedance r o 3.10 3.80 4.50 k cc = 3.3 v 400 510 620 cc = 5.0 v idsa - - 14
document number: 002 - 05032 rev.*a page 178 of 191 s6e2c 1 series 12.7 low - voltage detection characteristics 12.7.1 low - voltage detection reset parameter symbol conditions value unit remarks min typ max detected voltage vdl - 2.46 2.55 2.64 v when voltage drops released voltage vdh - 2.51 2.60 2.69 v when voltage rises 12.7.2 interrupt of low - voltage detection parameter symbol conditions value unit remarks min typ max detected voltage vdl svhi = 00 1 11 2.80 2.90 3.00 v when voltage drops released voltage vdh 2.90 3.00 3.11 v when voltage rises detected voltage vdl svhi = 0 0 100 2.99 3.10 3.21 v when voltage drops released voltage vdh 3.09 3.20 3.31 v when voltage rises detected voltage vdl svhi = 01 1 0 0 3.18 3.30 3.42 v when voltage drops released voltage vdh 3.28 3.40 3.52 v when voltage rises detected voltage vdl svhi = 011 11 3.67 3.80 3.93 v when voltage drops released voltage vdh 3.76 3.90 4.04 v when voltage rises detected voltage vdl svhi = 0111 0 3.76 3.90 4.04 v when voltage drops released voltage vdh 3.86 4.00 4.14 v when voltage rises detected voltage vdl svhi = 01 00 1 4.05 4.20 4.35 v when voltage drops released voltage vdh 4.15 4.30 4.45 v when voltage rises detected voltage vdl svhi = 0 100 0 4.15 4.30 4.45 v when voltage drops released voltage vdh 4.25 4.40 4.55 v when voltage rises detected voltage vdl svhi = 1 1 0 0 0 4.25 4.40 4.55 v when voltage drops released voltage vdh 4.34 4.50 4.66 v when voltage rises lvd stabilization wait time t lvdw - - - 6000t cycp * s * : t cycp indicates the apb2 bus clock cycle time.
document number: 002 - 05032 rev.*a page 179 of 191 s6e2c 1 series 12.8 mainflash memory write/erase characteristics ( v cc = 2.7v to 5.5v ) parameter value unit remarks min typ max sector erase time large sector - 0.7 3.7 s includes write time prior to internal erase small sector - 0.3 1.1 s half word (16 - bit) write time write cycles < 100 times - 12 100 s 200 chip erase time * - 13.6 68 s includes write time prior to internal erase * : it indicates the chip erase time of 1 mb mainflash memory for devices with 1.5 m b or 2 mb of mainflash memory , two erase cycles are required. see 3.2.2 command operating explanations and 3.3.3 flash erase operation in this product's flash programming manual for the detail. write cycles and data retention time erase/ w rite cycles ( cycle ) data retention time (year) 1,000 20 * 10,000 10 * 100,000 5 * * : this value comes from the technology qualification (using arrhenius equation to translate high temperature acceleration test result into average temperature value at + 85c). 12.9 dual flash memory write/erase characteristics it is the same write / erase chara cteristics as the mainflash memory . see 3.6 dual flash mode in this product's flash programming manual for the detail of d ual flash mode.
document number: 002 - 05032 rev.*a page 180 of 191 s6e2c 1 series 12.10 standby recovery time 12.10.1 recovery cause : interrupt/wkup the time from the interrupt occurring to the time of p rogram operation start is shown. recovery c ount t ime ( v cc = 2.7v to 5.5v , v ss = 0v ) parameter symbol value unit remarks typ max * sleep mode t icnt hclk1 s s s s s s s s example of standby recovery operation ( w hen in external interrupt recovery *) * : external interrupt is set to detecting fall edge. e x t . i n t t i c n t i n t e r r u p t f a c t o r a c c e p t c p u o p e r a t i o n s t a r t a c t i v e i n t e r r u p t f a c t o r c l e a r b y c p u
document number: 002 - 05032 rev.*a page 181 of 191 s6e2c 1 series example of standby recovery operation (when in internal resource interrupt recovery *) * : depending on the standby mode, interrupt from the internal resource is not included in the recovery cause. notes : ? the return factor is different in each low - power c onsumption mode. see c hapter 6 : low power consumption m ode and operations of standby m odes in fm4 family peripheral manual main part ( 002 - 04856 ) . ? the recovery proc ess is unique for ea ch operating mode. see c hapter 6 : low power consumption m ode in fm4 family peripheral manual main part ( 002 - 04856 ) . i n t e r n a l r e s o u r c e i n t t i c n t i n t e r r u p t f a c t o r a c c e p t c p u o p e r a t i o n s t a r t a c t i v e i n t e r r u p t f a c t o r c l e a r b y c p u
document number: 002 - 05032 rev.*a page 182 of 191 s6e2c 1 series 12.10.2 recovery cause : reset the time from reset release to the program operation start is shown. recovery count time ( v cc = 2.7v to 5.5v , v ss = 0v ) parameter symbol value unit remarks typ max * sleep mode t rcnt 155 266 s s s s s s s example of standby recovery operation (when in initx recovery ) i n i t x t r c n t i n t e r n a l r s t c p u o p e r a t i o n s t a r t r s t a c t i v e r e l e a s e
document number: 002 - 05032 rev.*a page 183 of 191 s6e2c 1 series example of standby recovery operation (when in internal resource reset recovery *) * : depending on the low - power consumption mode, the reset issue from the internal resource is not included in the recovery cause. notes : ? the return factor is different in each low power consumption mode. see c hapter 6 : low power consumption m ode and operations of standby m odes in fm 4 family peripheral manual main part ( 002 - 04856 ) . ? the recovery proc ess is unique for ea ch operating mode. see c hapter 6 : low power consumption m ode in fm4 family peripheral manual main part ( 002 - 04856 ) . ? when the power - on reset / low - voltage detection reset , they are not included in the return factor. see 12.4.8 power - o n reset timing . ? in recover ing from reset, cpu cha nges to h i gh - s peed r un mode. in the case of using the m a in clock and pll clock , they need further m a in clo ck oscillation stabilization wait time and oscillati on stabilization wait time of m a in pll clock . ? i nternal resource reset indicates w a tch d og reset and csv reset. i n t e r n a l r e s o u r c e r s t t r c n t i n t e r n a l r s t c p u o p e r a t i o n s t a r t r s t a c t i v e r e l e a s e
document number: 002 - 05032 rev.*a page 184 of 191 s6e2c 1 series 13. o rdering i nformation part number flash ram crypto voice package s6e2c 1 8h0agv20000 1 mb 128 kb n/a n/a plastic ? lqfp (0.5 - mm pitch ), 144 pin ( lqs 144 ) s6e2c 1 9h0agv20000 1.5 mb 192 kb n/a n/a s6e2c 1 ah0agv20000 2 mb 256 kb n/a n/a s6e2c 1 8j0agv20000 1 mb 128 kb n/a n/a plastic ? lqfp (0.65 - mm pitch ), 176 pin ( lqp 176 ) s6e2c 1 9j0agv20000 1.5 mb 192 kb n/a n/a s6e2c 1 aj0agv20000 2 mb 256 kb n/a n/a s6e2c 1 8j0agb10000 1 mb 128 kb n/a n/a plastic ? lqfp (0. 8 - mm pitch ), 192 pin ( lbe192 ) s6e2c 1 9j0agb10000 1.5 mb 192 kb n/a n/a s6e2c 1 aj0agb10000 2 mb 256 kb n/a n/a s6e2c 1 8l0agl20000 1 mb 128 kb n/a n/a plastic ? lqfp (0.4 - mm pitch ), 216 pin ( lqq 216 ) s6e2c 1 9l0agl20000 1.5 mb 192 kb n/a n/a s6e2c 1 al0agl20000 2 mb 256 kb n/a n/a
document number: 002 - 05032 rev.*a page 185 of 191 s6e2c 1 series 14. p ackage d imensions package type package code lqfp 144 lqs 144
document number: 002 - 05032 rev.*a page 186 of 191 s6e2c 1 series package type package code lqfp 176 lqp 176
document number: 002 - 05032 rev.*a page 187 of 191 s6e2c 1 series package type package code lqfp 216 lqq 216
document number: 002 - 05032 rev.*a page 188 of 191 s6e2c 1 series package type package code pfbga 192 lbe 192
document number: 002 - 05032 rev.*a page 189 of 191 s6e2c 1 series 15. m ajor c hanges spansion publication number: ds709 - 000 14 page section change results revision 0.1 - - initial release revision 1 . 0 11 13 87 88 2. features 3. product lineup 10. block diagram 12. memory map deleted hdm - cec/remote control receiver. 16 - 18 5. pin assignments deleted the pins of hdm - cec/remote control receiver.(cec0,cec1) revised the pin name of i2s. (mi2s*_0 mi2s*0_0) deleted the pin of igtrg0_0. 20 - 71 6. pin descriptions deleted the pins of hdm - cec/remote control receiver.(cec0,cec1) revised the pin name of i2s. (mi2s*_0 mi2s*0_0) revised the pin number of pf7 in lqfp216.(91 90) revised the pin number of x1. (73, 58, 50, p5 107, 87, 71, p13) revised the pin number of x0a. (107, 87, 71, p13 73, 58, 50, p5) 72 - 79 7. i/o circuit type revised ioh/iol of type s.(ioh= - 12ma - 10ma, iol=12ma 10ma) added the case of using i 2c in type e, f, g, l, n, s. 94 - 101 13. pin status in each cpu state deleted x and y in pin status type. 102 - 103 14.1. absolute maximum ratings added 10 ma type. 104 - 107 14.2. rec o mmended operating conditions added avrl in analog reference voltage. revised the leakage current in maximum leakage current at operating 108 - 117 14.3.1. current rating revised the maximum current of each category. 118 - 119 14.3.2. pin characteristics added the characteristic of external bus in h level input voltage (hysteresis input). added the characteristic of 10 ma type. 122 14.4.5. operating conditions of i2s pll (in the case of using main clock for input clock of pll) revised the maximum of i2s pll macro oscillation clock frequency. (307.2 mhz 384 mhz) 186 14. 5.12 - bit a/d converter revised the minimum of sampling time. revised the characteristic of state transition time to operation permission added avrl in analog reference voltage. 190 14.8.2. interrupt of low - voltage detection revised the svhi values in conditions note: please see document history about later revised information.
document number: 002 - 05032 rev.*a page 190 of 191 s6e2c 1 series document history document title: S6E2C1 series 32 - bit arm? cortex? - m4f, fm4 microcontroller document number: 002 - 0 5032 revision ecn orig. of change submission date description of change ** - akih 0 4 /2 2 /2015 new spec. *a 5126421 hitk 0 2 / 0 5 /2016 company name and layout design change. added the note of tap pin. updated package code and dimensions (lqfp - 144, lqfp - 176, lqfp - 216).
document number: 002 - 05032 rev.*a february 5, 2016 page 191 of 191 s6e2c 1 series sales, solutions, and legal information worldwide sales and design support cypress maintains a worldwide network of offices, solution centers, manufacturers representatives, and distributors. to find the office closest to you, visit us at cypress locations . products automotive cypress.com/go/automotive clocks & buffers cypress.com/go/clocks int erface cypress.com/go/interface lighting & power control cypress.com/go/powerpsoc memory cypress.com/go/memory psoc cypress.com/go/psoc touch sensing cypress.com/go/touch usb controllers cypress.com/go/usb wireless/rf cypress. com/go/wireless spansion products cypress.com/spansionproducts psoc? solutions psoc.cypress.com/solutions psoc 1 | psoc 3 | psoc 4 | psoc 5lp c ypress developer community community | forums | blogs | video | training technical support cypress.com/go/support cypress, the cypress logo, spansion ? , the spansion logo, mirrorbit ? , mirrorbit ? eclipse tm , ornand tm , easy designsim tm , traveo tm and combinations thereof, are trademarks and registered trademarks of cypress semiconductor corp. arm and cortex are the registered trademarks of arm limited in the eu and other countri es. all other trademarks or registered trademarks referenced herein are the property of their respective owners. ? cypress semiconductor corporation, 2014 - 201 6 . the information contained herein is subject to change without notice. cypress semiconductor corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a cypress product. nor does it convey or imply any license under patent or other rights. cypress products are not warranted nor intended to be used for medi cal, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with cypress. furthermore, cypress does not authorize its products for use as critical components in life - support systems where a malfu nction or failure may reasonably be expected to result in significant injury to the user. the inclusion of cypress products i n life - support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies cypress a gainst all charges. this source code (software and/or firmware) is owned by cypress semiconductor corporation (cypress) and is protected by and s ubject to worldwide patent protection (united states and foreign), united states copyright laws and internatio nal treaty provisions. cypress hereby grants to licensee a personal, non - exclusive, non - transferable license to copy, use, modify, create derivative works of, and compile the cypress source code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a cypress integrated circuit as specified in the applicable agreement. any reproduction, modification, translation, compilation , or representation of this source co de except as specified above is prohibited without the express written permission of cypress. disclaimer: cypress makes no warranty of any kind, express or implied, with regard to this material, including, but not limit ed to, the implied warranties of merc hantability and fitness for a particular purpose. cypress reserves the right to make changes without further notice to the ma terials described herein. cypress does not assume any liability arising out of the application or use of any product or circuit des cribed herein. cypress does not authorize its products for use as critical components in life - support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. the inclusion of cypress pr oduct in a life - support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies cypress against all charges. use may be limited by and subject to the applicable cypress software license agreement.

▲Up To Search▲

Price & Availability of S6E2C1

	To Download S6E2C1 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .